Datasheet AD8220 (Analog Devices) - 9
| Fabricante | Analog Devices |
| Descripción | JFET Input Instrumentation Amplifier with Rail-to-Rail Output in MSOP Package |
| Páginas / Página | 28 / 9 — Data Sheet. AD8220. PIN CONFIGURATION AND FUNCTION DESCRIPTIONS. –IN. … |
| Revisión | C |
| Formato / tamaño de archivo | PDF / 794 Kb |
| Idioma del documento | Inglés |
Data Sheet. AD8220. PIN CONFIGURATION AND FUNCTION DESCRIPTIONS. –IN. +VS. VOUT. REF. +IN. –VS. TOP VIEW. (Not to Scale)
Línea de modelo para esta hoja de datos
Versión de texto del documento
Data Sheet AD8220 PIN CONFIGURATION AND FUNCTION DESCRIPTIONS AD8220 –IN 1 8 +VS RG 2 7 VOUT RG 3 6 REF +IN 4 5 –VS
005
TOP VIEW (Not to Scale)
03579- Figure 4. Pin Configuration
Table 4. Pin Function Descriptions Pin No. Mnemonic Description
1 −IN Negative Input Terminal (True Differential Input) 2, 3 RG Gain Setting Terminals (Place Resistor Across the RG Pins) 4 +IN Positive Input Terminal (True Differential Input) 5 −VS Negative Power Supply Terminal 6 REF Reference Voltage Terminal (Drive This Terminal with a Low Impedance Voltage Source to Level-Shift the Output) 7 VOUT Output Terminal 8 +VS Positive Power Supply Terminal Rev. C | Page 9 of 28 Document Outline FEATURES APPLICATIONS PIN CONFIGURATION GENERAL DESCRIPTION REVISION HISTORY SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS THEORY OF OPERATION GAIN SELECTION LAYOUT Common-Mode Rejection Ratio (CMRR) Grounding REFERENCE TERMINAL POWER SUPPLY REGULATION AND BYPASSING INPUT BIAS CURRENT RETURN PATH INPUT PROTECTION RF INTERFERENCE COMMON-MODE INPUT VOLTAGE RANGE DRIVING AN ADC APPLICATIONS INFORMATION AC-COUPLED INSTRUMENTATION AMPLIFIER DIFFERENTIAL OUTPUT ELECTROCARDIOGRAM SIGNAL CONDITIONING OUTLINE DIMENSIONS ORDERING GUIDE AUTOMOTIVE PRODUCTS
005
TOP VIEW (Not to Scale)
03579- Figure 4. Pin Configuration
Table 4. Pin Function Descriptions Pin No. Mnemonic Description
1 −IN Negative Input Terminal (True Differential Input) 2, 3 RG Gain Setting Terminals (Place Resistor Across the RG Pins) 4 +IN Positive Input Terminal (True Differential Input) 5 −VS Negative Power Supply Terminal 6 REF Reference Voltage Terminal (Drive This Terminal with a Low Impedance Voltage Source to Level-Shift the Output) 7 VOUT Output Terminal 8 +VS Positive Power Supply Terminal Rev. C | Page 9 of 28 Document Outline FEATURES APPLICATIONS PIN CONFIGURATION GENERAL DESCRIPTION REVISION HISTORY SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS THEORY OF OPERATION GAIN SELECTION LAYOUT Common-Mode Rejection Ratio (CMRR) Grounding REFERENCE TERMINAL POWER SUPPLY REGULATION AND BYPASSING INPUT BIAS CURRENT RETURN PATH INPUT PROTECTION RF INTERFERENCE COMMON-MODE INPUT VOLTAGE RANGE DRIVING AN ADC APPLICATIONS INFORMATION AC-COUPLED INSTRUMENTATION AMPLIFIER DIFFERENTIAL OUTPUT ELECTROCARDIOGRAM SIGNAL CONDITIONING OUTLINE DIMENSIONS ORDERING GUIDE AUTOMOTIVE PRODUCTS