Datasheet HMC860LP3E (Analog Devices) - 2

FabricanteAnalog Devices
DescripciónQuad Low Noise High PSRR Linear Voltage Regulator
Páginas / Página10 / 2 — HMC860LP3E. QUAD LOW NOISE HIGH PSRR. LINEAR VOLTAGE REGULATOR. …
Formato / tamaño de archivoPDF / 699 Kb
Idioma del documentoInglés

HMC860LP3E. QUAD LOW NOISE HIGH PSRR. LINEAR VOLTAGE REGULATOR. Electrical Specifications. 9 - 2

HMC860LP3E QUAD LOW NOISE HIGH PSRR LINEAR VOLTAGE REGULATOR Electrical Specifications 9 - 2

Línea de modelo para esta hoja de datos

Versión de texto del documento

HMC860LP3E
v01.0811
QUAD LOW NOISE HIGH PSRR LINEAR VOLTAGE REGULATOR Electrical Specifications
(Continued) Parameter Conditions Min Typ Max Units Vdd = 5.5V; REF cannot source/sink Reference Voltage VREF 1.21 V external current Output Current VR1 [1] TA = -40°C to +85°C 80 mA Output Current VR2, VR3 [1] TA = -40°C to +85°C 20 mA Output Current VR4 [1] TA = -40°C to +85°C 120 mA Total Output Current TA = -40°C to +85°C 240 mA Output Noise Spectral Density 2200 10 Hz Vdd = 5.5V; VRx = 3.05V; VR4 = 4.5V 157 100 Hz Measured on Application Schematic 7 nV/√Hz 1 kHz Maximum Load Current 3 10 kHz 3 100 kHz Integrated Output Noise 100 Hz to 100 kHz Vdd = 5.5V; VRx = 3.05V 1.5 µVrms Load Regulation, VR1 Vdd = 5.5V 0.01 % / mA Load Regulation, VR2 & VR3 Vdd = 5.5V 0.02 % / mA Load Regulation, VR4 Vdd = 5.5V 0.02 % / mA PSRR 0 Hz (DC Line Regulation) 36 1 kHz 80 100 kHz Vdd = 5.5V; Maximum load current 65 dB 9 1 MHz 60 10 MHz 35 50 MHz 45 Output Voltage Variation vs. Package T Base Temperature Vdd = 5.5V; Maximum load current M 25°C to 85°C 0.015 % / °C -40°C to 25°C 0.045 % / °C Ven = Vdd = 5.5V; Current Consumption (IGND) 1.9 2.3 mA Maximum Load Current G - S Vdd = 5.5V; EN = Low; VRx outputs Power Down Current are floating (high - impedance) in 1 µA IN Power-Down mode N 0 to 90% of final voltage; Start-Up Transient Time 25 ms Cref=1 µF; Cload=10 µF; Vdd = 5.5V IO 0 to 90% of final output voltage Cref = IT EN Turn-On Delay 1 µF; Cload = 10 µF; Vdd = 5.5V 25 ms EN transition from 0 to Vdd D Enable Input EN High Level 2 Vdd + 0.3 V N Enable Input EN Low Level 0 0.8 V O To guarantee stability, noise and PSRR Output Load Capacitance 10 µF performance R C Required if no series resistor is used at Output Capacitor ESR 0.2 2 Ohm the output. See “Stability” section. E Required if ESR is insufficient for W Output series resistance one or more output capacitors. See 0.1 1 Ohm O “Stability” section. P [1] The regulator does not include short-circuit or over-temperature protection circuitry. The outputs will withstand short-circuit conditions for a duration of less than 10s. Inf F or o m ra tip o r n ifc ur e n ,is hd e e d lbiv y e A r n y al oa g n D d evi tco e s p is la beclie ev eo d rtd o ebre sa: H ccur iattti e taen M d re ilicarbloew . H a o ve wev eC r, o n r o For price, delivery, and to place orders: Analog Devices, Inc., responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other poration, 2 Elizabeth Drive, Chelmsford, MA 01824 One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106 978-250-3343 tel • 978-250-3373 fax • O rights of third parties that may result from its use. Specifications subject to change without notice. No rd P e h r o nO e n : 7 -li 81 n - e 32 a 9- t 4 w 70 ww. 0 • Ohi rd tt e ite r on.lc inom license is granted by implication or otherwise under any patent or patent rights of Analog Devices. e at www.analog.com
9 - 2
Application Trademarks and registered trademarks are the property of their respective owners.Support: apps@ A h ppitlitcitae ti .oco n Sm upport: Phone: 1-800-ANALOG-D