Datasheet ADCMP561, ADCMP562 (Analog Devices) - 3

FabricanteAnalog Devices
DescripciónDual High Speed PECL Comparators
Páginas / Página14 / 3 — Data Sheet. ADCMP561/ADCMP562. SPECIFICATIONS. Table 1. Electrical …
RevisiónB
Formato / tamaño de archivoPDF / 273 Kb
Idioma del documentoInglés

Data Sheet. ADCMP561/ADCMP562. SPECIFICATIONS. Table 1. Electrical Characteristics Parameter. Symbol. Conditions. Min. Typ. Max. Unit

Data Sheet ADCMP561/ADCMP562 SPECIFICATIONS Table 1 Electrical Characteristics Parameter Symbol Conditions Min Typ Max Unit

Línea de modelo para esta hoja de datos

Versión de texto del documento

Data Sheet ADCMP561/ADCMP562 SPECIFICATIONS
VCC = +5.0 V, VEE = −5.2 V, VDD = +3.3 V, TA = −40°C to +85°C. Typical values are at TA = +25°C, unless otherwise noted.
Table 1. Electrical Characteristics Parameter Symbol Conditions Min Typ Max Unit
DC INPUT CHARACTERISTICS Input Voltage Range −2.0 3.0 V Input Differential Voltage −5 +5 V Input Offset Voltage VOS VCM = 0 V −10.0 ±2.0 +10.0 mV Input Offset Voltage Channel Matching ±2.0 mV Offset Voltage Tempco ΔVOS/dT 2.0 µV/°C Input Bias Current IIN −IN = −2 V, +IN = +3 V −10.0 ±3 +10.0 µA Input Bias Current Tempco 0.5 nA/°C Input Offset Current ±1.0 µA Input Capacitance CIN 0.75 pF Input Resistance, Differential Mode 750 kΩ Input Resistance, Common Mode 1800 kΩ Active Gain AV 63 dB Common-Mode Rejection Ratio CMRR VCM = −2.0 V to +3.0 V 80 dB Hysteresis RHYS = ∞ ±1.0 mV LATCH ENABLE CHARACTERISTICS Latch Enable Voltage Range VDD − 2.0 VDD V Latch Enable Differential Voltage Range 0.4 2.0 V Latch Enable Input High Current @ VDD −300 +300 µA Latch Enable Input Low Current @ VDD −2.0 V −300 +300 µA LE Voltage, Open Latch inputs not connected VDD − 0.2 VDD VDD + 0.1 V LE Voltage, Open Latch inputs not connected VDD/2 − 0.2 VDD/2 VDD/2 + 0.2 V Latch Setup Time tS VOD = 250 mV 250 ps Latch Hold Time tH VOD = 250 mV 250 ps Latch-to-Output Delay tPLOH, tPLOL VOD = 250 mV 600 ps Latch Minimum Pulse Width tPL VOD = 250 mV 500 ps DC OUTPUT CHARACTERISTICS Output Voltage—High Level VOH PECL 50 Ω to VDD − 2.0 V VDD − 1.15 VDD − 0.81 V Output Voltage—Low Level VOL PECL 50 Ω to VDD − 2.0 V VDD − 1.95 VDD − 1.54 V Rise Time tR 10% to 90% 550 ps Fall Time tF 10% to 90% 470 ps AC PERFORMANCE Propagation Delay tPD VOD = 1 V 700 ps VOD = 20 mV 830 ps Propagation Delay Tempco ΔtPD /dT VOD = 1 V 0.25 ps/°C Prop Delay Skew—Rising Transition to Fal ing Transition VOD = 1 V 50 ps Within Device Propagation Delay Skew— Channel-to-Channel VOD = 1 V 50 ps Overdrive Dispersion 20 mV ≤ VOD ≤ 100 mV 75 ps Overdrive Dispersion 100 mV ≤ VOD ≤ 1.5 V 75 ps Slew Rate Dispersion 0.4 V/ns ≤ SR ≤ 1.33 V/ns 50 ps Pulse Width Dispersion 700 ps ≤ PW ≤ 10 ns 25 ps Duty Cycle Dispersion 33 MHz, 1 V/ns, 0.5 V 15 ps Common-Mode Voltage Dispersion 1 V swing, −1.5 V ≤ VCM ≤ +2.5 V 10 ps Rev. B | Page 3 of 14 Document Outline FEATURES APPLICATIONS FUNCTIONAL BLOCK DIAGRAM GENERAL DESCRIPTION REVISION HISTORY SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS THERMAL CONSIDERATIONS ESD CAUTION PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS TIMING INFORMATION APPLICATIONS INFORMATION CLOCK TIMING RECOVERY OPTIMIZING HIGH SPEED PERFORMANCE COMPARATOR PROPAGATION DELAY DISPERSION COMPARATOR HYSTERESIS MINIMUM INPUT SLEW RATE REQUIREMENT TYPICAL APPLICATION CIRCUITS OUTLINE DIMENSIONS ORDERING GUIDE