Datasheet ADL5920 (Analog Devices) - 6

link to page 7
ADL5920 Data Sheet Parameter1 Test Conditions/Comments Min Typ Max Unit
6 GHz VRMSF, VRMSR, VTADJI = 0.2 V, VTADJS = 0 V Insertion Loss 1.9 dB Return Loss (RFIN, RFOUT) 50 Ω load on RFOUT 12 dB VSWR (RFIN, RFOUT) 1.7:1 Directivity No capacitors on CHPR+/CHPR− and CHPF+/CHPF− 5 dB ±1.0 dB Input Range VRMSF, VRMSR, CW input 33 dB Maximum Input Level, ±1.0 dB Slope and intercept calculated using linear regression 22 dBm from +20 dBm to −5 dBm Minimum Input Level, ±1.0 dB −11 dBm Deviation vs. Temperature Deviation from output at TA = 25°C −40°C, PIN = 0 dBm −0.74 dB −40°C, PIN = 20 dBm −1.45 dB 85°C, PIN = 0 dBm −3.36 dB 85°C, PIN = 20 dBm −3.57 dB 70°C, PIN = 0 dBm −1.14 dB 70°C, PIN = 20 dBm −1.72 dB Logarithmic Slope VRMSF, VRMSR 57.7 mV/dB Logarithmic Intercept VRMSF, VRMSR −19.7 dBm 7 GHz VRMSF, VRMSR, VTADJI = 0.2 V, VTADJS = 0.8 V Insertion Loss 2 dB Return Loss (RFIN, RFOUT) 50 Ω load on RFOUT 14 dB VSWR (RFIN, RFOUT) 1.5:1 Directivity No capacitors on CHPR+/CHPR− and CHPF+/CHPF− 7 dB ±1.0 dB Input Range VRMSF, VRMSR, CW input 31 dB Maximum Input Level, ±1.0 dB Slope and intercept calculated using linear regression 21 dBm from 20 dBm to 0 dBm Minimum Input Level, ±1.0 dB −10 dBm Deviation vs. Temperature Deviation from output at TA = 25°C −40°C, PIN = 0 dBm −1.39 dB −40°C, PIN = 20 dBm −2.75 dB 85°C, PIN = 0 dBm −3.77 dB 85°C, PIN = 20 dBm −3.11 dB 70°C, PIN = 0 dBm −1.55 dB 70°C, PIN = 20 dBm −1.15 dB Logarithmic Slope VRMSF, VRMSR 57.4 mV/dB Logarithmic Intercept VRMSF, VRMSR −17.7 dBm OUTPUT INTERFACE VRMSF, VRMSR Short-Circuit Current Sourcing VRMSF and VRMSR = 3.5 V 73 mA Sinking VRMSR and VRMSR = 100 mV, no RF Input 71 mA Small Signal Output Impedance 0.4 Ω Rise Time PIN = off to −10 dBm, 10% to 90%, 10 nF on CRMSF and 18 µs CRMSR Fall Time PIN = −10 dBm to off, 10% to 90%, 10 nF on CRMSF and 75 µs CRMSR OUTPUT INTERFACE VDIFF+, VDIFF− Common-Mode Output Voltage VOCM 2.5 V Small Signal Output Impedance 0.4 Ω Current Capability Source 69 mA Sink 69 mA Rev. B | Page 6 of 26 Document Outline Features Applications Functional Block Diagram General Description Revision History Specifications Absolute Maximum Ratings Thermal Resistance ESD Caution Pin Configuration and Function Descriptions Typical Performance Characteristics Theory of Operation Applications Information Basic Connections CHPR± and CHPF± Capacitors VREF Interface VDIFF Output Interface Temperature Drift Compensation Setting VTGT Choosing Values for CRMSF and CRMSR RF Power and Return Loss Calculation DC-Coupled Operation Evaluation Board Outline Dimensions Ordering Guide