High Reliability, Ultra-Low Power Microcontroller Powered by Arm Cortex M4 Processor with FPU for Industrial and IoT
Páginas / Página
44 /5 — link. to. page. 28. link. to. page. 29. link. to. page. 29. link. to. …
Formato / tamaño de archivo
PDF / 530 Kb
Idioma del documento
Inglés
link. to. page. 28. link. to. page. 29. link. to. page. 29. link. to. page. 30. link. to. page. 30. link. to. page. 30. link. to. page. 30. link. to. page. 36. MAX32670. High
link to page 28 link to page 29 link to page 29 link to page 30 link to page 30 link to page 30 link to page 30 link to page 36 MAX32670 High Reliability, Ultra-Low Power Microcontroller Powered by Arm Cortex M4 Processor with FPU for Industrial and IoT LIST OF FIGURES Figure 1. Power-Supply Operational Modes . 28 Figure 2. SPI Master Mode Timing Diagram . 29 Figure 3. SPI Slave Mode Timing Diagram . 29 Figure 4. I2C Timing Diagram . 30 Figure 5. I2S Timing Diagram . 30 Figure 6. Clocking Scheme . 36 19-100782 www.maximintegrated.com Maxim Integrated | 5 Document Outline General Description Applications Benefits and Features Simplified Block Diagram Absolute Maximum Ratings Package Information 40 TQFN-EP Electrical Characteristics Electrical Characteristics (continued) Electrical Characteristics—SPI Electrical Characteristics—SPI (continued) Electrical Characteristics—I2C Electrical Characteristics—I2C (continued) Electrical Characteristics—I2S Slave Pin Configuration 40 TQFN Pin Description 40 TQFN Detailed Description MAX32670 Arm Cortex-M4 Processor with FPU Engine Memory Internal Flash Memory Internal SRAM Clocking Scheme General-Purpose I/O and Special Function Pins Standard DMA Controller Power Management Power Management Unit Active Mode Sleep Mode DeepSleep Mode Backup Mode Storage Mode Real-Time Clock Windowed Watchdog Timer (WWDT) 32-Bit Timer/Counter/PWM (TMR, LPTMR) Serial Peripherals I2C Interface (I2C) Serial Peripheral Interface (SPI) I2S Interface (I2S) UART (UART, LPUART) Security AES True Random Number Generator (TRNG) CRC Module Secure Boot Debug and Development Interface (SWD) Applications Information Bypass Capacitors Ordering Information Revision History