Datasheet AD5940, AD5941 (Analog Devices) - 3

link to page 94 link to page 95 link to page 98 link to page 98 link to page 98 link to page 98 link to page 98 link to page 98 link to page 99 link to page 100 link to page 100 link to page 100 link to page 100 link to page 100 link to page 101 link to page 105 link to page 105 link to page 105 link to page 105 link to page 105 link to page 106 link to page 111 link to page 115 link to page 115 link to page 115 link to page 116 link to page 119 link to page 119 link to page 120 link to page 120 link to page 120 link to page 120 link to page 120 link to page 120 link to page 120 link to page 123 link to page 123 link to page 123 link to page 127 link to page 127 link to page 127 link to page 128 link to page 128 link to page 129 link to page 130 link to page 130 link to page 130 link to page 131 link to page 132 link to page 133
Data Sheet AD5940/ AD5941
Using the Waveform Generator with the Low Power DAC .. 94 GPIO Registers .. 116 Waveform Generator Registers ... 95 System Resets ... 119 SPI Interface ... 98 Analog Die Reset Registers .. 119 Overview .. 98 Power Modes ... 120 SPI Pins ... 98 Active High Power Mode (>80 kHz) .. 120 SPI Operation .. 98 Active Low Power Mode (<80 kHz) ... 120 Command Byte .. 98 Hibernate Mode .. 120 Writing to and Reading from Registers ... 98 Shutdown Mode .. 120 Reading Data from the Data FIFO ... 99 Low Power Mode .. 120 Sleep and Wake-Up Timer .. 100 Power Modes Registers .. 120 Sleep and Wake-Up Timer Features .. 100 Clocking Architecture .. 123 Sleep and Wake-Up Timer Overview .. 100 Clock Features ... 123 Configuring a Defined Sequence Order ... 100 Clock Architecture Registers ... 123 Recommended Sleep and Wake-Up Timer Operation ... 100 Applications Information ... 127 Sleep and Wake-Up Timer Registers ... 101 EDA Bioimpedance Measurement Using a Low Bandwidth Interrupts ... 105 Loop .. 127 Interrupt Controller Interupts .. 105 Body Impedance Analysis (BIA) Measurement Using a High Bandwidth Loop .. 128 Configuring the Interrupts ... 105 High Precision Potentiosat Configuration .. 129 Custom Interrupts .. 105 Using the AD5940/AD5941, AD8232, and AD8233 for External Interrupt Configuration .. 105 Bioimpedance and Electrocardiogram (ECG) Measurements Interrupt Registers ... 106 ... 130 External Interrupt Configuration Registers ... 111 Smart Water/Liquid Quality AFE ... 131 Digital Inputs/Outputs .. 115 Outline Dimensions .. 132 Digital Inputs/Outputs Features ... 115 Ordering Guide ... 133 Digital Inputs/Outputs Operation ... 115
REVISION HISTORY 3/2020—Rev. A to Rev. B
Changes to Precision Voltage References Section and Changes to Features Section .. 1 Figure 38 ... 83 Changes to Figure 2 and Figure 3 .. 5 Change to Table 93 .. 84 Changes to Table 6 .. 18 Changes to Table 101 .. 91 Changes to Table 7 .. 20 Changes to Configuring a Defined Sequence Order Section and Deleted Figure 19; Renumbered Sequentially ... 29 Figure 51 ... 100 Added System Initialization Section and Table 14; Renumbered Sequentially .. 29
8/2019—Rev. 0 to Rev. A
Change to Low Power DAC Switch Options Section ... 30 Added AD5941 ... Throughout Changes to Figure 21 .. 32 Added LFCSP Package .. Throughout Changes to Table 17 .. 33 Changes to Figure 2, Added Figure 3, Renumbered Sequentially Changes to Figure 22 .. 36 ... 4 Changes to Figure 23 .. 38 Changes to Noise (RMS) Parameter, Table 1 ... 7 Changes to Figure 29 .. 48 Changes to Table 3 .. 16 Changes to Table 36 .. 49 Added Figure 6 .. 19 Changes to ADC Transfer Function Section ... 53 Changes to Table 7 .. 20 Changes to Figure 33 .. 54 Added Figure 16 and Figure 17 ... 23 Changes to Sinc3 Filter Section and Internal Temperature Changes to Digital Inputs/Outputs Section ... 119 Sensor Channel Section .. 55 Changes to Figure 20 .. 32 Rev. B | Page 3 of 133 Document Outline FEATURES APPLICATIONS SIMPLIFIED BLOCK DIAGRAM TABLE OF CONTENTS REVISION HISTORY FUNCTIONAL BLOCK DIAGRAM GENERAL DESCRIPTION SPECIFICATIONS ADC RMS NOISE SPECIFICATIONS ADC RMS Noise: Digital Filter Settings ADC RMS Noise: Peak-to-Peak Effective Bits SPI TIMING SPECIFICATIONS SPI Timing Diagram ABSOLUTE MAXIMUM RATINGS THERMAL RESISTANCE ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS REFERENCE TEST CIRCUIT THEORY OF OPERATION CONFIGURATION REGISTERS Configuration Register—AFECON Power Mode Configuration Register—PMBW SILICON IDENTIFICATION IDENTIFICATION REGISTERS Analog Devices, Inc., Identification Register—ADIID Chip Identification Register—CHIPID SYSTEM INITIALIZATION LOW POWER DAC LOW POWER DAC SWITCH OPTIONS RELATIONSHIP BETWEEN THE 12-BIT AND 6-BIT OUTPUTS LOW POWER DAC USE CASES Electrochemical Amperometric Measurement Electrochemical Impedance Spectroscopy Low Power DAC in 4-Wire Isolated Impedance Measurements LOW POWER DAC CIRCUIT REGISTERS LPDACCON0 Register—LPDACCON0 Low Power DAC Switch Control Register—LPDACSW0 Low Power DAC Data Output Register—LPDACDAT0 Low Power Reference Control Register—LPREFBUFCON Common-Mode Switch Mux Register—SWMUX LOW POWER POTENTIOSTAT LOW POWER TIA LOW POWER TIA PROTECTION DIODES Current-Limit Feature of the Low Power TIA and Potentiostat amplifier Low Power TIA Force/Sense Feature USING AN EXTERNAL RTIA RECOMMENDED SWITCH SETTINGS FOR VARIOUS OPERATING MODES LOW POWER TIA CIRCUITS REGISTERS Low Power TIA Switch Configuration Register—LPTIASW0 Low Power TIA Control Bits, Channel 0 Register—LPTIACON0 HIGH SPEED DAC CIRCUITS HIGH SPEED DAC OUTPUT SIGNAL GENERATION POWER MODES OF THE HIGH SPEED DAC CORE Low Power Mode High Power Mode Hibernate Mode HIGH SPEED DAC FILTER OPTIONS HIGH SPEED DAC OUTPUT ATTENUATION OPTIONS HIGH SPEED DAC EXCITATION AMPLIFIER COUPLING AN AC SIGNAL FROM THE HIGH SPEED DAC TO THE DC LEVEL SET BY THE LOW POWER DAC AVOIDING INCOHERENCY ERRORS BETWEEN EXCITATION AND MEASUREMENT FREQUENCIES DURING IMPEDANCE MEASUREMENTS HIGH SPEED DAC CALIBRATION OPTIONS HIGH SPEED DAC CIRCUIT REGISTERS High Speed DAC Configuration Register—HSDACCON High Speed DAC Code Register—HSDACDAT Calibration Data Lock Register—CALDATLOCK DAC Gain Register—DACGAIN DAC Offset with Attenuator Enabled (Low Power Mode) Register—DACOFFSETATTEN DAC Offset with Attenuator Disabled (Low Power Mode Register)—DACOFFSET DAC Offset with Attenuator Enabled (High Speed Mode Register)—DACOFFSETATTENHS DAC Offset with Attenuator Disabled (High Speed Mode Register)—DACOFFSETHS HIGH SPEED TIA CIRCUITS HIGH SPEED TIA CONFIGURATION Input Signal Selection Gain Resistor Selection Load Resistor Selection Common-Mode Voltage Selection External RTIA Selection HIGH SPEED TIA CIRCUIT REGISTERS High Speed RTIA Configuration Register—HSRTIACON DE0 High Speed TIA Resistors Configuration Register—DE0RESCON High Speed TIA Configuration Register—HSTIACON HIGH PERFORMANCE ADC CIRCUIT ADC CIRCUIT OVERVIEW ADC CIRCUIT DIAGRAM ADC CIRCUIT FEATURES ADC CIRCUIT OPERATION ADC TRANSFER FUNCTION ADC LOW POWER CURRENT INPUT CHANNEL SELECTING INPUTS TO ADC MUX ADC POSTPROCESSING Sinc3 Filter INTERNAL TEMPERATURE SENSOR CHANNEL SINC2 FILTER (50 HZ/60 HZ MAINS FILTER) ADC CALIBRATION ADC CIRCUIT REGISTERS ADC Output Filters Configuration Register—ADCFILTERCON ADC Raw Result Register—ADCDAT DFT Result, Real Device Register—DFTREAL DFT Result, Imaginary Device Register—DFTIMAG Sinc2 Filter Result Register—SINC2DAT Temperature Sensor Result Register—TEMPSENSDAT DFT Configuration Register—DFTCON Temperature Sensor Configuration Register—TEMPSENS ADC Configuration Register—ADCCON Repeat ADC Conversions Control Register—REPEATADCCNV ADC Buffer Configuration Register—ADCBUFCON ADC CALIBRATION REGISTERS Calibration Data Lock Register—CALDATLOCK ADC Offset Calibration on the Low Power TIA Channel Register—ADCOFFSETLPTIA ADC Gain Calibration for the Low Power TIA Channel Register—ADCGNLPTIA ADC Offset Calibration on the High Speed TIA Channel Register—ADCOFFSETHSTIA ADC Gain Calibration for the High Speed TIA Channel Register—ADCGAINHSTIA ADC Offset Calibration Auxiliary Channel (PGA Gain = 1) Register—ADCOFFSETGN1 ADC Gain Calibration Auxiliary Input Channel (PGA Gain = 1) Register—ADCGAINGN1 ADC Offset Calibration Auxiliary Input Channel (PGA Gain = 1.5) Register—ADCOFFSETGN1P5 ADC Gain Calibration Auxiliary Input Channel (PGA Gain = 1.5) Register—ADCGAINGN1P5 ADC Offset Calibration Auxiliary Input Channel (PGA Gain = 2) Register—ADCOFFSETGN2 ADC Gain Calibration Auxiliary Input Channel (PGA Gain = 2) Register—ADCGAINGN2 ADC Offset Calibration Auxiliary Input Channel (PGA Gain = 4) Register—ADCOFFSETGN4 ADC Gain Calibration Auxiliary Input Channel (PGA Gain = 4) Register—ADCGAINGN4 ADC Offset Calibration Auxiliary Input Channel (PGA Gain = 9) Register—ADCOFFSETGN9 ADC Gain Calibration Auxiliary Input Channel (PGA Gain = 9) Register—ADCGAINGN9 ADC Offset Calibration Temperature Sensor Channel Register—ADCOFFSETTEMPSENS ADC Gain Calibration Temperature Sensor Channel Register—ADCGAINTEMPSENS ADC DIGITAL POSTPROCESSING REGISTERS (OPTIONAL) ADC Minimum Value Check Register—ADCMIN ADC Minimum Hysteresis Value Register—ADCMINSM ADC Maximum Value Check Register—ADCMAX ADC Maximum Hysteresis Value Register—ADCMAXSMEN ADC Delta Value Check Register—ADCDELTA ADC STATISTICS REGISTERS Variance Output Register—STATSVAR Statistics Control Register—STATSCON Statistics Mean Output Register—STATSMEAN PROGRAMMABLE SWITCH MATRIX SWITCH DESCRIPTIONS Dx/DR0 Switches Px/Pxx Switches Nx/Nxx Switches Tx/TR1 Switches AFEx Switches RECOMMENDED CONFIGURATION IN HIBERNATE MODE OPTIONS FOR CONTROLLING ALL SWITCHES PROGRAMMABLE SWITCHES REGISTERS Switch Matrix Configuration Register—SWCON Switch Matrix Full Configuration Dx/DR0 Register—DSWFULLCON Switch Matrix Full Configuration Nx/Nxx Register—NSWFULLCON Switch Matrix Full Configuration Px/Pxx Register—PSWFULLCON Switch Matrix Full Configuration Tx/TR1 Register—TSWFULLCON Switch Matrix Status Dx/DR0 Register—DSWSTA Switch Matrix Status Px/Pxx Register—PSWSTA Switch Matrix Status Nx/Nxx Register—NSWSTA Switch Matrix Status Tx/TR1 Register—TSWSTA PRECISION VOLTAGE REFERENCES HIGH POWER AND LOW POWER BUFFER CONTROL REGISTER—BUFSENCON SEQUENCER SEQUENCER FEATURES SEQUENCER OVERVIEW SEQUENCER COMMANDS Write Command Timer Command SEQUENCER OPERATION Command Memory Loading Sequences Data FIFO Data FIFO Word Format Sequencer and the Sleep and Wake-Up Timer Configuring the GPIOx Pin Mux Sequencer Conflicts SEQUENCER AND FIFO REGISTERS Sequencer Configuration Register—SEQCON FIFO Configuration Register—FIFOCON Sequencer CRC Value Register—SEQCRC Sequencer Timeout Counter Register—SEQTIMEOUT Data FIFO Read Register—DATAFIFORD Command FIFO Write Register—CMDFIFOWRITE Sequencer Sleep Control Lock Register—SEQSLPLOCK Sequencer Trigger Sleep Register—SEQTRGSLP Sequence 0 Information Register—SEQ0INFO Sequence 2 Information Register—SEQ2INFO Command FIFO Write Address Register—CMDFIFOWADDR Command Data Control Register—CMDDATACON Data FIFO Threshold Register—DATAFIFOTHRES Sequence 3 Information Register—SEQ3INFO Sequence 1 Information Register—SEQ1INFO Command and Data FIFO Internal Data Count Register—FIFOCNTSTA Sync External Devices Register—SYNCEXTDEVICE Trigger Sequence Register—TRIGSEQ WAVEFORM GENERATOR WAVEFORM GENERATOR FEATURES WAVEFORM GENERATOR OPERATION Sinusoid Generator Trapezoid Generator USING THE WAVEFORM GENERATOR WITH THE LOW POWER DAC WAVEFORM GENERATOR REGISTERS Waveform Generator Configuration Register—WGCON Waveform Generator, Trapezoid DC Level 1 Register—WGDCLEVEL1 Waveform Generator, Trapezoid DC Level 2 Register—WGDCLEVEL2 Sequencer Command Count Register—SEQCNT Waveform Generator, Trapezoid Delay 1 Time Register—WGDELAY1 Waveform Generator, Trapezoid Slope 1 Time Register—WGSLOPE1 Waveform Generator, Trapezoid Delay 2 Time Register—WGDELAY2 Waveform Generator, Trapezoid Slope 2 Time Register—WGSLOPE2 Waveform Generator, Sinusoid Frequency Control Word Register—WGFCW Waveform Generator, Sinusoid Phase Offset Register—WGPHASE Waveform Generator, Sinusoid Offset Register—WGOFFSET Waveform Generator, Sinusoid Amplitude Register—WGAMPLITUDE SPI INTERFACE OVERVIEW SPI PINS Chip Select Enable SCLK MOSI and MISO SPI OPERATION COMMAND BYTE WRITING TO AND READING FROM REGISTERS READING DATA FROM THE DATA FIFO Read Data from Data FIFO SLEEP AND WAKE-UP TIMER SLEEP AND WAKE-UP TIMER FEATURES SLEEP AND WAKE-UP TIMER OVERVIEW CONFIGURING A DEFINED SEQUENCE ORDER RECOMMENDED SLEEP AND WAKE-UP TIMER OPERATION SLEEP AND WAKE-UP TIMER REGISTERS Timer Control Register—CON Order Control Register—SEQORDER Sequence 0 to Sequence 3 Wake-Up Time Registers (LSB)—SEQxWUPL Sequence 0 to Sequence 3 Wake-Up Time Registers (MSB)—SEQxWUPH Sequence 0 to Sequence 3 Sleep Time Registers (LSB)—SEQxSLEEPL Sequence 0 to Sequence 3 Sleep Time Registers (MSB)—SEQxSLEEPH Timer Wake-Up Configuration Register—TMRCON INTERRUPTS INTERRUPT CONTROLLER INTERUPTS CONFIGURING THE INTERRUPTS CUSTOM INTERRUPTS EXTERNAL INTERRUPT CONFIGURATION INTERRUPT REGISTERS Interrupt Polarity Register—INTCPOL Interrupt Clear Register—INTCCLR Interrupt Controller Select Registers—INTCSEL0 and INTCSEL1 Interrupt Controller Flag Registers—INTCFLAG0 and INTCFLAG1 Analog Generation Interrupt Register—AFEGENINTSTA EXTERNAL INTERRUPT CONFIGURATION REGISTERS External Interrupt Configuration 0 Register—EI0CON External Interrupt Configuration 1 Register—EI1CON External Interrupt Configuration 2 Register—EI2CON External Interrupt Clear Register—EICLR DIGITAL INPUTS/OUTPUTS DIGITAL INPUTS/OUTPUTS FEATURES DIGITAL INPUTS/OUTPUTS OPERATION Input/Output Pull-Up Enable Input/Output Data Input Input/Output Data Output Bit Set Bit Clear Bit Toggle Input/Output Data Output Enable Interrupt Inputs Interrupt Outputs Digital Port Multiplex GPIOx Control with the Sequencer GPIO REGISTERS GPIO Port 0 Configuration Register—GP0CON GPIO Port 0 Output Enable Register—GP0OEN GPIO Port 0 Pull-Up and Pull-Down Enable Register—GP0PE GPIO Port 0 Input Path Enable Register—GP0IEN GPIO Port 0 Registered Data Input—GP0IN GPIO Port 0 Data Output Register—GP0OUT GPIO Port 0 Data Out Set Register—GP0SET GPIO Port 0 Data Out Clear Register—GP0CLR GPIO Port 0 Pin Toggle Register—GP0TGL SYSTEM RESETS ANALOG DIE RESET REGISTERS Key Protection for the RSTCON Register—RSTCONKEY Software Reset Register—SWRSTCON Reset Status Register—RSTSTA POWER MODES ACTIVE HIGH POWER MODE (>80 kHz) ACTIVE LOW POWER MODE (<80 kHz) HIBERNATE MODE SHUTDOWN MODE LOW POWER MODE POWER MODES REGISTERS Power Modes Register—PWRMOD Key Protection for the PWRMOD Register—PWRKEY Low Power Mode AFE Control Lock Register—LPMODEKEY Low Power Mode Clock Select Register—LPMODECLKSEL Low Power Mode Configuration Register—LPMODECON CLOCKING ARCHITECTURE CLOCK FEATURES CLOCK ARCHITECTURE REGISTERS Key Protection Register for the CLKCON0 Register—CLKCON0KEY Clock Divider Configuration Register—CLKCON0 Clock Select Register—CLKSEL Clock Enable for Low Power TIA Chop and Wake-Up Timer—CLKEN0 Clock Gate Enable Register—CLKEN1 Key Protection for the OSCCON Register—OSCKEY Oscillator Control Register—OSCCON High Power Oscillator Configuration Register—HSOSCCON Key Protection for RSTCON Register—RSTCONKEY Internal Low Frequency Oscillator Register—LOSCTST APPLICATIONS INFORMATION EDA BIOIMPEDANCE MEASUREMENT USING A LOW BANDWIDTH LOOP BODY IMPEDANCE ANALYSIS (BIA) MEASUREMENT USING A HIGH BANDWIDTH LOOP HIGH PRECISION POTENTIOSAT CONFIGURATION USING THE AD5940/AD5941, AD8232, AND AD8233 FOR BIOIMPEDANCE AND ELECTROCARDIOGRAM (ECG) MEASUREMENTS SMART WATER/LIQUID QUALITY AFE OUTLINE DIMENSIONS ORDERING GUIDE