Datasheet ADP1071-1, ADP1071-2 (Analog Devices)
Fabricante | Analog Devices |
Descripción | Isolated Synchronous Flyback Controller with Integrated iCoupler |
Páginas / Página | 27 / 1 — Isolated Synchronous Flyback Control er. with Integrated. Coupler. Data … |
Revisión | B |
Formato / tamaño de archivo | PDF / 577 Kb |
Idioma del documento | Inglés |
Isolated Synchronous Flyback Control er. with Integrated. Coupler. Data Sheet. ADP1071-1/. ADP1071-2. FEATURES
Línea de modelo para esta hoja de datos
Versión de texto del documento
Isolated Synchronous Flyback Control er with Integrated
i
Coupler Data Sheet ADP1071-1/ ADP1071-2 FEATURES FUNCTIONAL BLOCK DIAGRAM Current mode controller for flyback topology FLYBACK SYNCHRONOUS INPUT OUTPUT ADP1071-1: programmable LLM or CCM for high V TOPOLOGY RECTIFIER IN applications BIAS ADP1071-2: forced CCM operation WINDING OPTIONAL Programmable slope compensation START-UP Integrated 5 kV isolation (wide body SOIC package) or 3.0 kV CIRCUITRY ADP1071-1/ (LGA package) rated dielectric isolation voltage with ADP1071-2 Analog Devices, Inc., patented i Coupler technology
001
Wide voltage supply range
15626-
Primary V
Figure 1.
DD: up to 60 V (ADP1071-2 only) Secondary VDD2: up to 36 V GENERAL DESCRIPTION Integrated 1 A primary side MOSFET driver
The ADP1071-1/ADP1071-2 are pulse-width modulation
Integrated 1 A secondary side MOSFET drivers for
(PWM) current mode fixed frequency synchronous flyback
synchronous rectification
control ers designed for isolated dc-to-dc power supplies.
Integrated error amplifier and <1% accurate reference voltage
Analog Devices proprietary iCouplers® are integrated in the
Programmable frequency range: 50 kHz to 600 kHz
ADP1071-1/ADP1071-2 to eliminate the bulky signal trans-
Duty cycle clamp limit 85%
formers and optocouplers that transmit signals over the isolation
Programmable soft start and soft start from precharged load
boundary. Integrating the iCouplers reduces system design
Protection features such as short circuit, output overvoltage,
complexity, cost, and component count and improves overall
and overtemperature protection
system reliability. With the integrated isolators and metal-oxide
Power saving LLM using MODE pin (ADP1071-1only)
semiconductor field effect transistor (MOSFET) drivers on both
Cycle by cycle input overcurrent protection
the primary and the secondary side, the ADP1071-1/ADP1071-2
Precision enable UVLO with hysteresis
offer a compact system level design and yield a higher efficiency
Frequency synchronization
than a diode rectified flyback converter at heavy loads.
Safety and regulatory approvals ( pending) UL recognition
Output regulation is achieved by sensing the output voltage on
5000 V rms for 1 minute per UL 1577 (for wide body
the secondary side, where the feedback and the PWM signals
SOIC package)
are transmitted between the primary and secondary sides
3000 V rms for 1 minute per UL 1577 (for LGA package)
through the iCouplers.
CSA Component Acceptance Notice 5A
The ADP1071-1/ADP1071-2 are offered in a 16-lead SOIC_W
VDE certificate of conformity
package with an isolation voltage rating of 5 kV rms. The
DIN V VDE V 0884-10 (VDE V 0884-10):2006-12
ADP1071-2 is designed for isolated dc-to-dc applications
VIORM = 849 V peak (for wide body SOIC package)
typical y with an input voltage less than 36 V, and the
VIORM = 565 V peak (for LGA package)
ADP1071-1 targets high input voltage applications, in which the
CQC certification per GB4943.1-2011
dc input voltage can exceed 60 V.
Available in 16-lead SOIC_W package and 24 terminal LGA package
The ADP1071-1/ADP1071-2 offer features such as input current protection, output overvoltage protection (OVP),
APPLICATIONS
undervoltage lockout (UVLO), precision enable with adjustable
Isolated dc-to-dc or ac-to-dc power conversion
hysteresis, overtemperature protection (OTP), and power
Telecom, industrial
saving light load mode (LLM).
Small cell PoE powered device Enterprise switches and routers Rev. B Document Feedback Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Tel: 781.329.4700 ©2018–2019 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. Technical Support www.analog.com
Document Outline Features Applications Functional Block Diagram General Description Revision History Specifications Insulation and Safety Related Specifications Regulatory Information Absolute Maximum Ratings Thermal Resistance ESD Caution Pin Configurations and Function Descriptions Typical Performance Characteristics Theory of Operation Detailed Block Diagram Primary Side Supply, Input Voltage, and LDO Secondary Side Supply and LDO Precision Enable Soft Start Procedure Output Voltage Sensing and Feedback Loop Compensation and Steady State Operation Slope Compensation Input/Output Current-Limit Protection Temperature Sensing Frequency Setting (RT Pin) Maximum Duty Cycle Frequency Synchronization Synchronous Rectifier (SR) Driver Output Overvoltage Protection (OVP) SR Dead Time Light Load Mode (LLM) and Continuous Conduction Mode (CCM) Soft Stop OCP/Feedback Recovery Output Voltage Tracking Remote System Reset OCP Counter External Start-Up Circuit Insulation Lifetime Layout Guidelines Applications Information Typical Application Circuits Outline Dimensions Ordering Guide