Datasheet VSC7442-02, VSC7444-02, VSC7448-02, VSC7449-02 (Microchip) - 10
| Fabricante | Microchip |
| Descripción | Family of L2/L3 Enterprise Gigabit Ethernet Switches with 10 Gbps Links |
| Páginas / Página | 520 / 10 — Figures |
| Formato / tamaño de archivo | PDF / 8.0 Mb |
| Idioma del documento | Inglés |
Figures
Línea de modelo para esta hoja de datos
Versión de texto del documento
link to page 25 link to page 29 link to page 33 link to page 34 link to page 35 link to page 40 link to page 41 link to page 48 link to page 50 link to page 72 link to page 76 link to page 79 link to page 89 link to page 122 link to page 124 link to page 125 link to page 126 link to page 128 link to page 140 link to page 146 link to page 152 link to page 153 link to page 154 link to page 155 link to page 155 link to page 158 link to page 160 link to page 162 link to page 188 link to page 196 link to page 198 link to page 203 link to page 204 link to page 206 link to page 207 link to page 209 link to page 217 link to page 217 link to page 219 link to page 220 link to page 221 link to page 222 link to page 224 link to page 226 link to page 227 link to page 231 link to page 233 link to page 233 link to page 234 link to page 235 link to page 235 link to page 236 link to page 238 link to page 239
Figures
Figure 1 VSC7448-02 Block Diagram . 6 Figure 2 Default Scheduler-Shaper Configuration . 10 Figure 3 Physical Block Diagram . 14 Figure 4 Frame with Internal Frame Header . 15 Figure 5 Internal Frame Header . 16 Figure 6 Frame With VStaX Header . 21 Figure 7 VStaX Header Layout . 22 Figure 8 QSGMII Muxing . 29 Figure 9 10G Muxing . 31 Figure 10 Frame Injection Formats . 53 Figure 11 VCAP Cache Layout Example . 57 Figure 12 VCAP Cache Type-Group Example . 60 Figure 13 Processing Flow . 70 Figure 14 VLAN Acceptance Filter . 103 Figure 15 Basic QoS Classification Flow Chart . 105 Figure 16 Basic DP Classification Flow Chart . 106 Figure 17 Basic DSCP Classification Flow Chart . 107 Figure 18 Basic VLAN Classification Flow Chart . 109 Figure 19 Example of QoS Mappings . 121 Figure 20 VLAN Table Update Engine (TUPE) . 127 Figure 21 Router Model . 133 Figure 22 Unicast Routing Table Overview . 134 Figure 23 Multicast Routing Table Overview . 135 Figure 24 Ingress Router Leg Lookup Flow . 136 Figure 25 Ingress Router Leg MAC Address Matching for Unicast Packets . 136 Figure 26 IP Unicast Routing Example . 139 Figure 27 ARP Pointer Remapping . 141 Figure 28 IP Multicast Routing Example . 143 Figure 29 MAC Table Organization . 169 Figure 30 DMAC Lookup . 177 Figure 31 Source Check . 179 Figure 32 PGID Layout . 184 Figure 33 PGID Lookup Decision Forwarding . 185 Figure 34 GLAG Port of Exit Calculation . 187 Figure 35 Port Mask Operation . 188 Figure 36 Policer Hierarchy . 190 Figure 37 Sticky Events Available as Global Events . 198 Figure 38 Port Statistics Counters . 198 Figure 39 Queue Statistics . 200 Figure 40 BUM Policer Statistics . 201 Figure 41 ACL Policer Statistics . 202 Figure 42 Ingress and Egress Routing Statistics per Router Leg per IP Version . 203 Figure 43 sFlow Stamp Format in FCS . 205 Figure 44 Ingress Mirroring in Specific VLAN . 207 Figure 45 Shared Queue System Block Diagram . 208 Figure 46 Translation of Transmit Requests . 212 Figure 47 Accounting Sheet Example . 214 Figure 48 Reserved and Shared Resource Overview . 214 Figure 49 Strict Priority Sharing . 215 Figure 50 Per Priority Sharing . 216 Figure 51 WRED Sharing . 216 Figure 52 WRED Profiles . 217 Figure 53 Scheduler Hierarchy (Normal Scheduling Mode) . 219 Figure 54 Queue Mapping Tables . 220 VMDS-10498 VSC7442-02, VSC7444-02, VSC7448-02, and VSC7449-02 Datasheet Revision 4.1 x Document Outline 1 Revision History 1.1 Revision 4.1 1.2 Revision 4.0 2 Product Overview 2.1 General Features 2.2 Layer 2 and Layer 3 Forwarding 2.3 Timing and Synchronization 2.4 Quality of Service 2.5 Security 2.6 Management 2.7 Product Parameters 2.8 Applications 2.9 Functional Overview 2.9.1 Frame Arrival in Ports and Port Modules 2.9.2 Basic Classification 2.9.3 Security and Control Protocol Classification 2.9.4 Policing 2.9.5 Layer 2 Forwarding 2.9.6 Layer 3 Forwarding 2.9.7 Shared Queue System and Hierarchical Scheduler 2.9.8 Rewriter and Frame Departure 2.9.9 CPU Port Module 2.9.10 Synchronous Ethernet and Precision Time Protocol (PTP) 3 Functional Descriptions 3.1 Register Notations 3.2 Frame Headers 3.2.1 Internal Frame Header Placement 3.2.2 Internal Frame Header Layout 3.2.3 VStaX Header 3.3 Port Numbering and Mappings 3.3.1 SERDES Macro to I/O Pin Mapping 3.3.2 Supported Port Interfaces 3.3.3 QSGMII 3.3.4 10G Modes 3.3.5 VSC7442-02 Port Numbering and Port Mappings 3.3.6 VSC7444-02 Port Numbering and Port Mappings 3.3.7 VSC7448-02 Port Numbering and Port Mappings 3.3.8 VSC7449-02 Port Numbering and Port Mappings 3.3.9 Logical Port Numbers 3.4 SERDES1G 3.5 SERDES6G 3.6 SERDES10G 3.7 DEV1G and DEV2G5 Port Modules 3.7.1 MAC 3.7.2 Half-Duplex Mode 3.7.3 Physical Coding Sublayer (PCS) 3.7.4 Port Statistics 3.8 DEV10G Port Module 3.8.1 MAC 3.8.2 Physical Coding Sublayer (PCS) 3.8.3 Port Statistics 3.9 Assembler 3.9.1 Setting Up a Port in the Assembler 3.9.2 Setting Up a Port for Frame Injection 3.9.3 Setting Up MAC Control Sublayer PAUSE Frame Detection 3.9.4 Setting Up PFC 3.9.5 Setting Up Assembler Port Statistics 3.9.6 Setting Up the Loopback Path 3.10 Versatile Content-Aware Processor (VCAP™) 3.10.1 Configuring VCAP 3.10.2 Wide VCAP Entries and Actions 3.10.3 Individual VCAPs 3.10.4 VCAP Programming Examples 3.11 Pipeline Points 3.11.1 Pipeline Definitions 3.12 Analyzer 3.12.1 Initializing the Analyzer 3.13 VCAP CLM Keys and Actions 3.13.1 Keys Overview 3.13.2 VCAP CLM X1 Key Details 3.13.3 VCAP CLM X2 Key Details 3.13.4 VCAP CLM X4 Key Details 3.13.5 VCAP CLM X8 Key Details 3.13.6 VCAP CLM X16 Key Details 3.13.7 VCAP CLM Actions 3.14 Analyzer Classifier 3.14.1 Basic Classifier 3.14.2 VCAP CLM Processing 3.14.3 QoS Mapping Table 3.14.4 Analyzer Classifier Diagnostics 3.15 VLAN and MSTP 3.15.1 Private VLAN 3.15.2 VLAN Pseudo Code 3.16 VCAP LPM: Keys and Action 3.16.1 VCAP LPM SGL_IP4 Key Details 3.16.2 VCAP LPM DBL_IP4 Key Details 3.16.3 VCAP LPM SGL_IP6 Key Details 3.16.4 VCAP LPM DBL_IP6 Key Details 3.16.5 VCAP LPM Actions 3.17 IP Processing 3.17.1 IP Source/Destination Guard 3.17.2 IP Routing 3.17.3 Frame Types for IP Routing 3.17.4 Statistics 3.17.5 IGMP/MLD Snooping Switch 3.18 VCAP IS2 Keys and Actions 3.18.1 VCAP IS2 Keys 3.18.2 VCAP IS2 Actions 3.19 Analyzer Access Control Lists 3.19.1 VCAP IS2 3.19.2 Analyzer Access Control List Frame Rewriting 3.20 Analyzer Layer 2 Forwarding and Learning 3.20.1 Analyzer MAC Table 3.20.2 MAC Table Updates 3.20.3 CPU Access to MAC Table 3.20.4 SCAN Command 3.20.5 Forwarding Lookups 3.20.6 Source Check and Automated Learning 3.20.7 Automated Aging (AUTOAGE) 3.20.8 Interrupt Handling 3.21 Analyzer Access Control Forwarding, Policing, and Statistics 3.21.1 Mask Handling 3.21.2 Policing 3.21.3 Analyzer Statistics 3.21.4 Analyzer sFlow Sampling 3.21.5 Mirroring 3.22 Shared Queue System and Hierarchical Scheduler 3.22.1 Analyzer Result 3.22.2 Buffer Control 3.22.3 Forwarding 3.22.4 Congestion Control 3.22.5 Queue Mapping 3.22.6 Queue Congestion Control 3.22.7 Scheduling 3.22.8 Queue System Initialization 3.22.9 Miscellaneous Features 3.23 Automatic Frame Injector 3.23.1 Injection Tables 3.23.2 Frame Table 3.23.3 Delay Triggered Injection 3.23.4 Timer Triggered Injection 3.23.5 Injection Queues 3.23.6 Adding Injection Frame 3.23.7 Starting Injection 3.23.8 Stopping Injection 3.23.9 Removing Injection Frames 3.23.10 Port Parameters 3.24 Rewriter 3.24.1 Rewriter Operation 3.24.2 Supported Ports 3.24.3 Supported Frame Formats 3.24.4 Rewriter Initialization 3.24.5 VCAP_ES0 Lookup 3.24.6 Mapping Tables 3.24.7 VLAN Editing 3.24.8 DSCP Remarking 3.24.9 VStaX Header Insertion 3.24.10 Forwarding to GCPU 3.24.11 Layer 3 Routing 3.24.12 Mirror Frames 3.24.13 Internal Frame Header Insertion 3.24.14 Frame Injection from Internal CPU 3.25 Disassembler 3.25.1 Setting Up Ports 3.25.2 Maintaining the Cell Buffer 3.25.3 Setting Up MAC Control Sublayer PAUSE Function 3.25.4 Setting up Flow Control in Half-Duplex Mode 3.25.5 Setting Up Frame Aging 3.25.6 Setting Up Transmit Data Rate Limiting 3.25.7 Error Detection 3.26 Layer 1 Timing 3.27 Hardware Time Stamping 3.27.1 One-Step Functions 3.27.2 Calculation Overview 3.27.3 Detecting Calculation Issues 3.27.4 Two-Step Functions 3.27.5 Time of Day Time Stamping 3.27.6 Time of Day Generation 3.27.7 Multiple PTP Time Domains 3.27.8 Register Interface to 1588 Functions 3.27.9 Configuring I/O Delays 3.28 VRAP Engine 3.28.1 VRAP Request Frame Format 3.28.2 VRAP Response Frame Format 3.28.3 VRAP Header Format 3.28.4 VRAP READ Command 3.28.5 VRAP READ-MODIFY-WRITE Command 3.28.6 VRAP IDLE Command 3.28.7 VRAP PAUSE Command 3.29 Energy Efficient Ethernet 3.30 CPU Injection and Extraction 3.30.1 Frame Injection 3.30.2 Frame Extraction 3.30.3 Forwarding to CPU 3.30.4 Automatic Frame Injection (AFI) 3.31 Priority-Based Flow Control (PFC) 3.31.1 PFC Pause Frame Generation 3.31.2 PFC Frame Reception 3.32 Protection Switching 3.32.1 Ethernet Ring Protection Switching 3.32.2 Link Aggregation 3.32.3 Port Protection Switching 3.33 High-Speed Mode 3.33.1 One-Time Configurations for High-Speed Mode 3.34 Clocking and Reset 3.34.1 Pin Strapping 4 Registers 5 VCore-III System and CPU Interfaces 5.1 VCore-III Configurations 5.2 Clocking and Reset 5.2.1 Watchdog Timer 5.3 Shared Bus 5.3.1 VCore-III Shared Bus Arbitration 5.3.2 Chip Register Region 5.3.3 SI Flash Region 5.3.4 DDR3/DDR3L Region 5.3.5 PCIe Region 5.4 VCore-III CPU 5.4.1 Little Endian and Big Endian Support 5.4.2 Software Debug and Development 5.5 External CPU Support 5.5.1 Register Access and Multimaster Systems 5.5.2 Serial Interface in Slave Mode 5.5.3 MIIM Interface in Slave Mode 5.5.4 Access to the VCore Shared Bus 5.5.5 Mailbox and Semaphores 5.6 PCIe Endpoint Controller 5.6.1 Accessing Endpoint Registers 5.6.2 Enabling the Endpoint 5.6.3 Base Address Registers Inbound Requests 5.6.4 Outbound Interrupts 5.6.5 Outbound Access 5.6.6 Power Management 5.6.7 Device Reset Using PCIe 5.7 Frame DMA 5.7.1 DMA Control Block Structures 5.7.2 Enabling and Disabling FDMA Channels 5.7.3 Channel Counters 5.7.4 FDMA Events and Interrupts 5.7.5 FDMA Extraction 5.7.6 FDMA Injection 5.7.7 Manual Mode 5.8 VCore-III System Peripherals 5.8.1 SI Boot Controller 5.8.2 SI Master Controller 5.8.3 DDR3/DDR3L Memory Controller 5.8.4 Timers 5.8.5 UARTs 5.8.6 Two-Wire Serial Interface 5.8.7 MII Management Controller 5.8.8 GPIO Controller 5.8.9 Serial GPIO Controller 5.8.10 Fan Controller 5.8.11 Temperature Sensor 5.8.12 Memory Integrity Monitor 5.8.13 Interrupt Controller 6 Electrical Specifications 6.1 DC Characteristics 6.1.1 Internal Pull-Up or Pull-Down Resistors 6.1.2 Reference Clock 6.1.3 Clock Output 6.1.4 DDR3/DDR3L SDRAM Interface 6.1.5 SERDES1G 6.1.6 SERDES6G 6.1.7 SERDES10G 6.1.8 GPIO, SI, JTAG, and Miscellaneous Signals 6.1.9 MII Management 6.1.10 Recovered Clock Output 6.1.11 Thermal Diode 6.2 AC Characteristics 6.2.1 Reference Clock 6.2.2 Clock Output 6.2.3 SERDES1G 6.2.4 SERDES6G 6.2.5 SERDES10G 6.2.6 Reset Timing 6.2.7 MII Management 6.2.8 Serial Interface (SI) Boot Master Mode 6.2.9 Serial Interface (SI) Master Mode 6.2.10 Serial Interface (SI) for Slave Mode 6.2.11 DDR SDRAM Interface 6.2.12 JTAG Interface 6.2.13 Serial Inputs/Outputs 6.2.14 Recovered Clock Outputs 6.2.15 Two-Wire Serial Interface 6.2.16 IEEE 1588 Time Tick Outputs 6.3 Current and Power Consumption 6.3.1 Current Consumption 6.3.2 Power Consumption 6.3.3 Power Supply Sequencing 6.4 Operating Conditions 6.5 Stress Ratings 7 Pin Descriptions for VSC7442-02 7.1 Pin Diagram for VSC7442-02 7.2 Pins by Function for VSC7442-02 7.2.1 DDR SDRAM Interface 7.2.2 General-Purpose Inputs and Outputs 7.2.3 JTAG Interface 7.2.4 MII Management Interface 7.2.5 Miscellaneous 7.2.6 PCI Express Interface 7.2.7 Power Supplies and Ground 7.2.8 SERDES1G 7.2.9 SERDES6G 7.2.10 SERDES10G 7.2.11 Serial CPU Interface 7.2.12 System Clock Interface 7.3 Pins by Number for VSC7442-02 7.4 Pins by Name for VSC7442-02 8 Pin Descriptions for VSC7444-02 8.1 Pin Diagram for VSC7444-02 8.2 Pins by Function for VSC7444-02 8.2.1 DDR SDRAM Interface 8.2.2 General-Purpose Inputs and Outputs 8.2.3 JTAG Interface 8.2.4 MII Management Interface 8.2.5 Miscellaneous 8.2.6 PCI Express Interface 8.2.7 Power Supplies and Ground 8.2.8 SERDES1G 8.2.9 SERDES6G 8.2.10 SERDES10G 8.2.11 Serial CPU Interface 8.2.12 System Clock Interface 8.3 Pins by Number for VSC7444-02 8.4 Pins by Name for VSC7444-02 9 Pin Descriptions for VSC7448-02 9.1 Pin Diagram for VSC7448-02 9.2 Pins by Function for VSC7448-02 9.2.1 DDR SDRAM Interface 9.2.2 General-Purpose Inputs and Outputs 9.2.3 JTAG Interface 9.2.4 MII Management Interface 9.2.5 Miscellaneous 9.2.6 PCI Express Interface 9.2.7 Power Supplies and Ground 9.2.8 SERDES1G 9.2.9 SERDES6G 9.2.10 SERDES10G 9.2.11 Serial CPU Interface 9.2.12 System Clock Interface 9.3 Pins by Number for VSC7448-02 9.4 Pins by Name for VSC7448-02 10 Pin Descriptions for VSC7449-02 10.1 Pin Diagram for VSC7449-02 10.2 Pins by Function for VSC7449-02 10.2.1 DDR SDRAM Interface 10.2.2 General-Purpose Inputs and Outputs 10.2.3 JTAG Interface 10.2.4 MII Management Interface 10.2.5 Miscellaneous 10.2.6 PCI Express Interface 10.2.7 Power Supplies and Ground 10.2.8 SERDES1G 10.2.9 SERDES6G 10.2.10 SERDES10G 10.2.11 Serial CPU Interface 10.2.12 System Clock Interface 10.3 Pins by Number for VSC7449-02 10.4 Pins by Name for VSC7449-02 11 Package Information 11.1 Package Drawing 11.2 Thermal Specifications 11.3 Moisture Sensitivity 12 Design Guidelines 12.1 Reference Clock 12.1.1 Single-Ended REFCLK Input 13 Design Considerations 14 Ordering Information
Figures
Figure 1 VSC7448-02 Block Diagram . 6 Figure 2 Default Scheduler-Shaper Configuration . 10 Figure 3 Physical Block Diagram . 14 Figure 4 Frame with Internal Frame Header . 15 Figure 5 Internal Frame Header . 16 Figure 6 Frame With VStaX Header . 21 Figure 7 VStaX Header Layout . 22 Figure 8 QSGMII Muxing . 29 Figure 9 10G Muxing . 31 Figure 10 Frame Injection Formats . 53 Figure 11 VCAP Cache Layout Example . 57 Figure 12 VCAP Cache Type-Group Example . 60 Figure 13 Processing Flow . 70 Figure 14 VLAN Acceptance Filter . 103 Figure 15 Basic QoS Classification Flow Chart . 105 Figure 16 Basic DP Classification Flow Chart . 106 Figure 17 Basic DSCP Classification Flow Chart . 107 Figure 18 Basic VLAN Classification Flow Chart . 109 Figure 19 Example of QoS Mappings . 121 Figure 20 VLAN Table Update Engine (TUPE) . 127 Figure 21 Router Model . 133 Figure 22 Unicast Routing Table Overview . 134 Figure 23 Multicast Routing Table Overview . 135 Figure 24 Ingress Router Leg Lookup Flow . 136 Figure 25 Ingress Router Leg MAC Address Matching for Unicast Packets . 136 Figure 26 IP Unicast Routing Example . 139 Figure 27 ARP Pointer Remapping . 141 Figure 28 IP Multicast Routing Example . 143 Figure 29 MAC Table Organization . 169 Figure 30 DMAC Lookup . 177 Figure 31 Source Check . 179 Figure 32 PGID Layout . 184 Figure 33 PGID Lookup Decision Forwarding . 185 Figure 34 GLAG Port of Exit Calculation . 187 Figure 35 Port Mask Operation . 188 Figure 36 Policer Hierarchy . 190 Figure 37 Sticky Events Available as Global Events . 198 Figure 38 Port Statistics Counters . 198 Figure 39 Queue Statistics . 200 Figure 40 BUM Policer Statistics . 201 Figure 41 ACL Policer Statistics . 202 Figure 42 Ingress and Egress Routing Statistics per Router Leg per IP Version . 203 Figure 43 sFlow Stamp Format in FCS . 205 Figure 44 Ingress Mirroring in Specific VLAN . 207 Figure 45 Shared Queue System Block Diagram . 208 Figure 46 Translation of Transmit Requests . 212 Figure 47 Accounting Sheet Example . 214 Figure 48 Reserved and Shared Resource Overview . 214 Figure 49 Strict Priority Sharing . 215 Figure 50 Per Priority Sharing . 216 Figure 51 WRED Sharing . 216 Figure 52 WRED Profiles . 217 Figure 53 Scheduler Hierarchy (Normal Scheduling Mode) . 219 Figure 54 Queue Mapping Tables . 220 VMDS-10498 VSC7442-02, VSC7444-02, VSC7448-02, and VSC7449-02 Datasheet Revision 4.1 x Document Outline 1 Revision History 1.1 Revision 4.1 1.2 Revision 4.0 2 Product Overview 2.1 General Features 2.2 Layer 2 and Layer 3 Forwarding 2.3 Timing and Synchronization 2.4 Quality of Service 2.5 Security 2.6 Management 2.7 Product Parameters 2.8 Applications 2.9 Functional Overview 2.9.1 Frame Arrival in Ports and Port Modules 2.9.2 Basic Classification 2.9.3 Security and Control Protocol Classification 2.9.4 Policing 2.9.5 Layer 2 Forwarding 2.9.6 Layer 3 Forwarding 2.9.7 Shared Queue System and Hierarchical Scheduler 2.9.8 Rewriter and Frame Departure 2.9.9 CPU Port Module 2.9.10 Synchronous Ethernet and Precision Time Protocol (PTP) 3 Functional Descriptions 3.1 Register Notations 3.2 Frame Headers 3.2.1 Internal Frame Header Placement 3.2.2 Internal Frame Header Layout 3.2.3 VStaX Header 3.3 Port Numbering and Mappings 3.3.1 SERDES Macro to I/O Pin Mapping 3.3.2 Supported Port Interfaces 3.3.3 QSGMII 3.3.4 10G Modes 3.3.5 VSC7442-02 Port Numbering and Port Mappings 3.3.6 VSC7444-02 Port Numbering and Port Mappings 3.3.7 VSC7448-02 Port Numbering and Port Mappings 3.3.8 VSC7449-02 Port Numbering and Port Mappings 3.3.9 Logical Port Numbers 3.4 SERDES1G 3.5 SERDES6G 3.6 SERDES10G 3.7 DEV1G and DEV2G5 Port Modules 3.7.1 MAC 3.7.2 Half-Duplex Mode 3.7.3 Physical Coding Sublayer (PCS) 3.7.4 Port Statistics 3.8 DEV10G Port Module 3.8.1 MAC 3.8.2 Physical Coding Sublayer (PCS) 3.8.3 Port Statistics 3.9 Assembler 3.9.1 Setting Up a Port in the Assembler 3.9.2 Setting Up a Port for Frame Injection 3.9.3 Setting Up MAC Control Sublayer PAUSE Frame Detection 3.9.4 Setting Up PFC 3.9.5 Setting Up Assembler Port Statistics 3.9.6 Setting Up the Loopback Path 3.10 Versatile Content-Aware Processor (VCAP™) 3.10.1 Configuring VCAP 3.10.2 Wide VCAP Entries and Actions 3.10.3 Individual VCAPs 3.10.4 VCAP Programming Examples 3.11 Pipeline Points 3.11.1 Pipeline Definitions 3.12 Analyzer 3.12.1 Initializing the Analyzer 3.13 VCAP CLM Keys and Actions 3.13.1 Keys Overview 3.13.2 VCAP CLM X1 Key Details 3.13.3 VCAP CLM X2 Key Details 3.13.4 VCAP CLM X4 Key Details 3.13.5 VCAP CLM X8 Key Details 3.13.6 VCAP CLM X16 Key Details 3.13.7 VCAP CLM Actions 3.14 Analyzer Classifier 3.14.1 Basic Classifier 3.14.2 VCAP CLM Processing 3.14.3 QoS Mapping Table 3.14.4 Analyzer Classifier Diagnostics 3.15 VLAN and MSTP 3.15.1 Private VLAN 3.15.2 VLAN Pseudo Code 3.16 VCAP LPM: Keys and Action 3.16.1 VCAP LPM SGL_IP4 Key Details 3.16.2 VCAP LPM DBL_IP4 Key Details 3.16.3 VCAP LPM SGL_IP6 Key Details 3.16.4 VCAP LPM DBL_IP6 Key Details 3.16.5 VCAP LPM Actions 3.17 IP Processing 3.17.1 IP Source/Destination Guard 3.17.2 IP Routing 3.17.3 Frame Types for IP Routing 3.17.4 Statistics 3.17.5 IGMP/MLD Snooping Switch 3.18 VCAP IS2 Keys and Actions 3.18.1 VCAP IS2 Keys 3.18.2 VCAP IS2 Actions 3.19 Analyzer Access Control Lists 3.19.1 VCAP IS2 3.19.2 Analyzer Access Control List Frame Rewriting 3.20 Analyzer Layer 2 Forwarding and Learning 3.20.1 Analyzer MAC Table 3.20.2 MAC Table Updates 3.20.3 CPU Access to MAC Table 3.20.4 SCAN Command 3.20.5 Forwarding Lookups 3.20.6 Source Check and Automated Learning 3.20.7 Automated Aging (AUTOAGE) 3.20.8 Interrupt Handling 3.21 Analyzer Access Control Forwarding, Policing, and Statistics 3.21.1 Mask Handling 3.21.2 Policing 3.21.3 Analyzer Statistics 3.21.4 Analyzer sFlow Sampling 3.21.5 Mirroring 3.22 Shared Queue System and Hierarchical Scheduler 3.22.1 Analyzer Result 3.22.2 Buffer Control 3.22.3 Forwarding 3.22.4 Congestion Control 3.22.5 Queue Mapping 3.22.6 Queue Congestion Control 3.22.7 Scheduling 3.22.8 Queue System Initialization 3.22.9 Miscellaneous Features 3.23 Automatic Frame Injector 3.23.1 Injection Tables 3.23.2 Frame Table 3.23.3 Delay Triggered Injection 3.23.4 Timer Triggered Injection 3.23.5 Injection Queues 3.23.6 Adding Injection Frame 3.23.7 Starting Injection 3.23.8 Stopping Injection 3.23.9 Removing Injection Frames 3.23.10 Port Parameters 3.24 Rewriter 3.24.1 Rewriter Operation 3.24.2 Supported Ports 3.24.3 Supported Frame Formats 3.24.4 Rewriter Initialization 3.24.5 VCAP_ES0 Lookup 3.24.6 Mapping Tables 3.24.7 VLAN Editing 3.24.8 DSCP Remarking 3.24.9 VStaX Header Insertion 3.24.10 Forwarding to GCPU 3.24.11 Layer 3 Routing 3.24.12 Mirror Frames 3.24.13 Internal Frame Header Insertion 3.24.14 Frame Injection from Internal CPU 3.25 Disassembler 3.25.1 Setting Up Ports 3.25.2 Maintaining the Cell Buffer 3.25.3 Setting Up MAC Control Sublayer PAUSE Function 3.25.4 Setting up Flow Control in Half-Duplex Mode 3.25.5 Setting Up Frame Aging 3.25.6 Setting Up Transmit Data Rate Limiting 3.25.7 Error Detection 3.26 Layer 1 Timing 3.27 Hardware Time Stamping 3.27.1 One-Step Functions 3.27.2 Calculation Overview 3.27.3 Detecting Calculation Issues 3.27.4 Two-Step Functions 3.27.5 Time of Day Time Stamping 3.27.6 Time of Day Generation 3.27.7 Multiple PTP Time Domains 3.27.8 Register Interface to 1588 Functions 3.27.9 Configuring I/O Delays 3.28 VRAP Engine 3.28.1 VRAP Request Frame Format 3.28.2 VRAP Response Frame Format 3.28.3 VRAP Header Format 3.28.4 VRAP READ Command 3.28.5 VRAP READ-MODIFY-WRITE Command 3.28.6 VRAP IDLE Command 3.28.7 VRAP PAUSE Command 3.29 Energy Efficient Ethernet 3.30 CPU Injection and Extraction 3.30.1 Frame Injection 3.30.2 Frame Extraction 3.30.3 Forwarding to CPU 3.30.4 Automatic Frame Injection (AFI) 3.31 Priority-Based Flow Control (PFC) 3.31.1 PFC Pause Frame Generation 3.31.2 PFC Frame Reception 3.32 Protection Switching 3.32.1 Ethernet Ring Protection Switching 3.32.2 Link Aggregation 3.32.3 Port Protection Switching 3.33 High-Speed Mode 3.33.1 One-Time Configurations for High-Speed Mode 3.34 Clocking and Reset 3.34.1 Pin Strapping 4 Registers 5 VCore-III System and CPU Interfaces 5.1 VCore-III Configurations 5.2 Clocking and Reset 5.2.1 Watchdog Timer 5.3 Shared Bus 5.3.1 VCore-III Shared Bus Arbitration 5.3.2 Chip Register Region 5.3.3 SI Flash Region 5.3.4 DDR3/DDR3L Region 5.3.5 PCIe Region 5.4 VCore-III CPU 5.4.1 Little Endian and Big Endian Support 5.4.2 Software Debug and Development 5.5 External CPU Support 5.5.1 Register Access and Multimaster Systems 5.5.2 Serial Interface in Slave Mode 5.5.3 MIIM Interface in Slave Mode 5.5.4 Access to the VCore Shared Bus 5.5.5 Mailbox and Semaphores 5.6 PCIe Endpoint Controller 5.6.1 Accessing Endpoint Registers 5.6.2 Enabling the Endpoint 5.6.3 Base Address Registers Inbound Requests 5.6.4 Outbound Interrupts 5.6.5 Outbound Access 5.6.6 Power Management 5.6.7 Device Reset Using PCIe 5.7 Frame DMA 5.7.1 DMA Control Block Structures 5.7.2 Enabling and Disabling FDMA Channels 5.7.3 Channel Counters 5.7.4 FDMA Events and Interrupts 5.7.5 FDMA Extraction 5.7.6 FDMA Injection 5.7.7 Manual Mode 5.8 VCore-III System Peripherals 5.8.1 SI Boot Controller 5.8.2 SI Master Controller 5.8.3 DDR3/DDR3L Memory Controller 5.8.4 Timers 5.8.5 UARTs 5.8.6 Two-Wire Serial Interface 5.8.7 MII Management Controller 5.8.8 GPIO Controller 5.8.9 Serial GPIO Controller 5.8.10 Fan Controller 5.8.11 Temperature Sensor 5.8.12 Memory Integrity Monitor 5.8.13 Interrupt Controller 6 Electrical Specifications 6.1 DC Characteristics 6.1.1 Internal Pull-Up or Pull-Down Resistors 6.1.2 Reference Clock 6.1.3 Clock Output 6.1.4 DDR3/DDR3L SDRAM Interface 6.1.5 SERDES1G 6.1.6 SERDES6G 6.1.7 SERDES10G 6.1.8 GPIO, SI, JTAG, and Miscellaneous Signals 6.1.9 MII Management 6.1.10 Recovered Clock Output 6.1.11 Thermal Diode 6.2 AC Characteristics 6.2.1 Reference Clock 6.2.2 Clock Output 6.2.3 SERDES1G 6.2.4 SERDES6G 6.2.5 SERDES10G 6.2.6 Reset Timing 6.2.7 MII Management 6.2.8 Serial Interface (SI) Boot Master Mode 6.2.9 Serial Interface (SI) Master Mode 6.2.10 Serial Interface (SI) for Slave Mode 6.2.11 DDR SDRAM Interface 6.2.12 JTAG Interface 6.2.13 Serial Inputs/Outputs 6.2.14 Recovered Clock Outputs 6.2.15 Two-Wire Serial Interface 6.2.16 IEEE 1588 Time Tick Outputs 6.3 Current and Power Consumption 6.3.1 Current Consumption 6.3.2 Power Consumption 6.3.3 Power Supply Sequencing 6.4 Operating Conditions 6.5 Stress Ratings 7 Pin Descriptions for VSC7442-02 7.1 Pin Diagram for VSC7442-02 7.2 Pins by Function for VSC7442-02 7.2.1 DDR SDRAM Interface 7.2.2 General-Purpose Inputs and Outputs 7.2.3 JTAG Interface 7.2.4 MII Management Interface 7.2.5 Miscellaneous 7.2.6 PCI Express Interface 7.2.7 Power Supplies and Ground 7.2.8 SERDES1G 7.2.9 SERDES6G 7.2.10 SERDES10G 7.2.11 Serial CPU Interface 7.2.12 System Clock Interface 7.3 Pins by Number for VSC7442-02 7.4 Pins by Name for VSC7442-02 8 Pin Descriptions for VSC7444-02 8.1 Pin Diagram for VSC7444-02 8.2 Pins by Function for VSC7444-02 8.2.1 DDR SDRAM Interface 8.2.2 General-Purpose Inputs and Outputs 8.2.3 JTAG Interface 8.2.4 MII Management Interface 8.2.5 Miscellaneous 8.2.6 PCI Express Interface 8.2.7 Power Supplies and Ground 8.2.8 SERDES1G 8.2.9 SERDES6G 8.2.10 SERDES10G 8.2.11 Serial CPU Interface 8.2.12 System Clock Interface 8.3 Pins by Number for VSC7444-02 8.4 Pins by Name for VSC7444-02 9 Pin Descriptions for VSC7448-02 9.1 Pin Diagram for VSC7448-02 9.2 Pins by Function for VSC7448-02 9.2.1 DDR SDRAM Interface 9.2.2 General-Purpose Inputs and Outputs 9.2.3 JTAG Interface 9.2.4 MII Management Interface 9.2.5 Miscellaneous 9.2.6 PCI Express Interface 9.2.7 Power Supplies and Ground 9.2.8 SERDES1G 9.2.9 SERDES6G 9.2.10 SERDES10G 9.2.11 Serial CPU Interface 9.2.12 System Clock Interface 9.3 Pins by Number for VSC7448-02 9.4 Pins by Name for VSC7448-02 10 Pin Descriptions for VSC7449-02 10.1 Pin Diagram for VSC7449-02 10.2 Pins by Function for VSC7449-02 10.2.1 DDR SDRAM Interface 10.2.2 General-Purpose Inputs and Outputs 10.2.3 JTAG Interface 10.2.4 MII Management Interface 10.2.5 Miscellaneous 10.2.6 PCI Express Interface 10.2.7 Power Supplies and Ground 10.2.8 SERDES1G 10.2.9 SERDES6G 10.2.10 SERDES10G 10.2.11 Serial CPU Interface 10.2.12 System Clock Interface 10.3 Pins by Number for VSC7449-02 10.4 Pins by Name for VSC7449-02 11 Package Information 11.1 Package Drawing 11.2 Thermal Specifications 11.3 Moisture Sensitivity 12 Design Guidelines 12.1 Reference Clock 12.1.1 Single-Ended REFCLK Input 13 Design Considerations 14 Ordering Information