Datasheet VSC7420-02, VSC7421-02, VSC7422-02 (Microchip) - 8

link to page 208 link to page 208 link to page 209 link to page 209 link to page 210 link to page 211 link to page 211 link to page 212 link to page 213 link to page 213 link to page 213 link to page 214 link to page 215 link to page 215 link to page 216 link to page 216 link to page 217 link to page 217 link to page 217 link to page 217 link to page 218 link to page 218 link to page 218 link to page 218 link to page 219 link to page 219 link to page 220 link to page 220 link to page 221 link to page 221 link to page 222 link to page 222 link to page 222 link to page 223 link to page 223 link to page 223 link to page 224 link to page 224 link to page 224 link to page 225 link to page 226 link to page 226 link to page 226 link to page 228 link to page 228 link to page 229 link to page 230 link to page 230 link to page 230 link to page 231 link to page 231 link to page 232 link to page 233 link to page 233 link to page 233 link to page 234 link to page 234 link to page 234 7.3.2 SYS:SCH . 178 7.3.2.1 SYS:SCH:LB_DWRR_FRM_ADJ ..178 7.3.2.2 SYS:SCH:LB_DWRR_CFG ...179 7.3.2.3 SYS:SCH:SCH_DWRR_CFG ..179 7.3.2.4 SYS:SCH:SCH_SHAPING_CTRL ..180 7.3.2.5 SYS:SCH:SCH_LB_CTRL ...181 7.3.2.6 SYS:SCH:SCH_CPU ...181 7.3.3 SYS:SCH_LB . 182 7.3.3.1 SYS:SCH_LB:LB_THRES ..183 7.3.3.2 SYS:SCH_LB:LB_RATE ..183 7.3.4 SYS:RES_CTRL . 183 7.3.4.1 SYS:RES_CTRL:RES_CFG ..184 7.3.4.2 SYS:RES_CTRL:RES_STAT ...185 7.3.5 SYS:PAUSE_CFG . 185 7.3.5.1 SYS:PAUSE_CFG:PAUSE_CFG ...186 7.3.5.2 SYS:PAUSE_CFG:PAUSE_TOT_CFG ..186 7.3.5.3 SYS:PAUSE_CFG:ATOP ...187 7.3.5.4 SYS:PAUSE_CFG:ATOP_TOT_CFG ..187 7.3.5.5 SYS:PAUSE_CFG:EGR_DROP_FORCE ..187 7.3.6 SYS:MMGT . 187 7.3.6.1 SYS:MMGT:MMGT ...188 7.3.6.2 SYS:MMGT:EQ_CTRL ...188 7.3.7 SYS:MISC . 188 7.3.7.1 SYS:MISC:REPEATER ..188 7.3.8 SYS:STAT . 189 7.3.8.1 SYS:STAT:CNT ...189 7.3.9 SYS:POL . 190 7.3.9.1 SYS:POL:POL_PIR_CFG ..190 7.3.9.2 SYS:POL:POL_MODE_CFG ...191 7.3.9.3 SYS:POL:POL_PIR_STATE ...191 7.3.10 SYS:POL_MISC . 192 7.3.10.1 SYS:POL_MISC:POL_FLOWC ..192 7.3.10.2 SYS:POL_MISC:POL_HYST ...192 7.3.11 SYS:ISHP . 193 7.3.11.1 SYS:ISHP:ISHP_CFG ..193 7.3.11.2 SYS:ISHP:ISHP_MODE_CFG ...193 7.3.11.3 SYS:ISHP:ISHP_STATE .. 194 7.4 ANA . 194 7.4.1 ANA:ANA . 194 7.4.1.1 ANA:ANA:ADVLEARN ...195 7.4.1.2 ANA:ANA:VLANMASK ...196 7.4.1.3 ANA:ANA:ANAGEFIL ...196 7.4.1.4 ANA:ANA:ANEVENTS ...196 7.4.1.5 ANA:ANA:STORMLIMIT_BURST ..198 7.4.1.6 ANA:ANA:STORMLIMIT_CFG ...198 7.4.1.7 ANA:ANA:ISOLATED_PORTS ...199 7.4.1.8 ANA:ANA:COMMUNITY_PORTS ..200 7.4.1.9 ANA:ANA:AUTOAGE ...200 7.4.1.10 ANA:ANA:MACTOPTIONS ..200 7.4.1.11 ANA:ANA:LEARNDISC ..201 7.4.1.12 ANA:ANA:AGENCTRL ...201 7.4.1.13 ANA:ANA:MIRRORPORTS ..202 7.4.1.14 ANA:ANA:EMIRRORPORTS ...203 7.4.1.15 ANA:ANA:FLOODING ..203 7.4.1.16 ANA:ANA:FLOODING_IPMC ...203 7.4.1.17 ANA:ANA:SFLOW_CFG ..204 7.4.2 ANA:ANA_TABLES . 204 7.4.2.1 ANA:ANA_TABLES:ANMOVED ... ...204 VMDS-10392 VSC7420-02, VSC7421-02, and VSC7422-02 Datasheet Revision 4.3 vi i Document Outline 1 Revision History 1.1 Revision 4.3 1.2 Revision 4.2 1.3 Revision 4.1 1.4 Revision 4.0 1.5 Revision 2.0 2 Introduction 2.1 Register Notation 2.2 Standard References 2.3 Terms and Abbreviations 3 Product Overview 3.1 General Features 3.1.1 Layer-2 Switching 3.1.2 Multicast 3.1.3 Quality of Service 3.1.4 Security 3.1.5 Management 3.2 Applications 3.3 Related Products 3.4 Functional Overview 3.4.1 Frame Arrival 3.4.2 Frame Classification 3.4.3 Policing 3.4.4 Layer-2 Forwarding 3.4.5 Shared Queue System and Egress Scheduler 3.4.6 Rewriter and Frame Departure 3.4.7 CPU Port Module 3.4.8 CPU System and Interfaces 4 Functional Descriptions 4.1 Port Modules 4.1.1 Port Module Numbering and Macro Connections 4.1.2 MAC 4.1.3 PCS 4.2 SERDES6G 4.2.1 SERDES6G Basic Configuration 4.2.2 SERDES6G Loopback Modes 4.2.3 SERDES6G Deserializer Configuration 4.2.4 SERDES6G Serializer Configuration 4.2.5 SERDES6G Input Buffer Configuration 4.2.6 SERDES6G Output Buffer Configuration 4.2.7 SERDES6G Clock and Data Recovery (CDR) in 100BASE-FX 4.2.8 SERDES6G Energy Efficient Ethernet 4.2.9 SERDES6G Data Inversion 4.2.10 SERDES6G Signal Detection Enhancements 4.2.11 SERDES6G High-Speed I/O Configuration Bus 4.3 Copper Transceivers 4.3.1 Register Access 4.3.2 Cat5 Twisted Pair Media Interface 4.3.3 LED Interface 4.3.4 Ethernet Inline Powered Devices 4.3.5 IEEE 802.3af PoE Support 4.3.6 ActiPHY™ Power Management 4.3.7 Testing Features 4.3.8 VeriPHY™ Cable Diagnostics 4.4 Statistics 4.5 Classifier 4.5.1 General Data Extraction Setup 4.5.2 Frame Acceptance Filtering 4.5.3 QoS and DSCP Classification 4.5.4 VLAN Classification 4.5.5 Link Aggregation Code Generation 4.5.6 CPU Forwarding Determination 4.6 Analyzer 4.6.1 MAC Table 4.6.2 VLAN Table 4.6.3 Forwarding Engine 4.6.4 Analyzer Monitoring 4.7 Policers and Ingress Shapers 4.7.1 Policers 4.7.2 Ingress Shapers 4.8 Shared Queue System 4.8.1 Buffer Management 4.8.2 Frame Reference Management 4.8.3 Resource Depletion Condition 4.8.4 Configuration Example 4.8.5 Watermark Programming and Consumption Monitoring 4.8.6 Advanced Resource Management 4.8.7 Ingress Pause Request Generation 4.8.8 Tail Dropping 4.8.9 Test Utilities 4.8.10 Energy Efficient Ethernet 4.9 Scheduler and Shaper 4.9.1 Egress Shapers 4.9.2 Deficit Weighted Round Robin 4.9.3 Shaping and DWRR Scheduling Examples 4.10 Rewriter 4.10.1 VLAN Editing 4.10.2 DSCP Remarking 4.10.3 FCS Updating 4.10.4 CPU Extraction Header Insertion 4.11 CPU Port Module 4.11.1 Frame Extraction 4.11.2 Frame Injection 4.11.3 Network Processor Interface (NPI) 4.12 Clocking and Reset 5 VCore-Ie System and CPU Interface 5.1 VCore-Ie Configurations 5.2 Clocking and Reset 5.2.1 Watchdog Timer 5.3 Shared Bus 5.3.1 Shared Bus Arbitration 5.3.2 SI Memory Region 5.3.3 Switch Core Registers Memory Region 5.3.4 VCore-Ie Registers Memory Region 5.4 VCore-Ie CPU 5.4.1 Starting the VCore-Ie CPU 5.4.2 Accessing the VCore-Ie Shared Bus 5.4.3 Paged Access to VCore-Ie Shared Bus 5.4.4 Software Debug and Development 5.5 Manual Frame Injection and Extraction 5.5.1 Manual Frame Extraction 5.5.2 Manual Frame Injection 5.5.3 Frame Interrupts 5.6 External CPU Support 5.6.1 Register Access and Multimaster Systems 5.6.2 Serial Interface in Slave Mode 5.6.3 MIIM Interface in Slave Mode 5.6.4 Access to the VCore-Ie Shared Bus 5.6.5 Mailbox and Semaphores 5.7 VCore-Ie System Peripherals 5.7.1 Timers 5.7.2 UART 5.7.3 Two-Wire Serial Interface 5.7.4 MII Management Controller 5.7.5 GPIO Controller 5.7.6 Serial GPIO Controller 5.7.7 FAN Controller 5.7.8 Interrupt Controller 6 Features 6.1 Port Mapping 6.1.1 VSC7420-02 Port Mapping 6.1.2 VSC7421-02 Port Mapping 6.1.3 VSC7422-02 Port Mapping 6.2 Switch Control 6.2.1 Switch Initialization 6.3 Port Module Control 6.3.1 MAC Configuration Port Mode Control 6.3.2 SerDes Configuration Port Mode Control 6.3.3 Port Reset Procedure 6.3.4 Port Counters 6.4 Layer-2 Switch 6.4.1 Basic Switching 6.4.2 Standard VLAN Operation 6.4.3 Provider Bridges and Q-in-Q Operation 6.4.4 Private VLANs 6.4.5 Asymmetric VLANs 6.4.6 Spanning Tree Protocol 6.4.7 IEEE 802.1X: Network Access Control 6.4.8 Link Aggregation 6.4.9 Simple Network Management Protocol (SNMP) 6.4.10 Mirroring 6.5 IGMP and MLD Snooping 6.5.1 IGMP and MLD Snooping Configuration 6.5.2 IP Multicast Forwarding Configuration 6.6 Quality of Service (QoS) 6.6.1 Basic QoS Configuration 6.6.2 IPv4 and IPv6 DSCP Remarking 6.7 CPU Extraction and Injection 6.7.1 Forwarding to CPU 6.7.2 Frame Extraction 6.7.3 Frame Injection 6.7.4 Frame Extraction and Injection Using An External CPU 6.8 Energy Efficient Ethernet 7 Registers 7.1 Targets and Base Addresses 7.2 DEVCPU_ORG 7.2.1 DEVCPU_ORG:ORG 7.3 SYS 7.3.1 SYS:SYSTEM 7.3.2 SYS:SCH 7.3.3 SYS:SCH_LB 7.3.4 SYS:RES_CTRL 7.3.5 SYS:PAUSE_CFG 7.3.6 SYS:MMGT 7.3.7 SYS:MISC 7.3.8 SYS:STAT 7.3.9 SYS:POL 7.3.10 SYS:POL_MISC 7.3.11 SYS:ISHP 7.4 ANA 7.4.1 ANA:ANA 7.4.2 ANA:ANA_TABLES 7.4.3 ANA:PORT 7.4.4 ANA:COMMON 7.5 REW 7.5.1 REW:PORT 7.5.2 REW:COMMON 7.6 DEVCPU_GCB 7.6.1 DEVCPU_GCB:CHIP_REGS 7.6.2 DEVCPU_GCB:SW_REGS 7.6.3 DEVCPU_GCB:VCORE_ACCESS 7.6.4 DEVCPU_GCB:GPIO 7.6.5 DEVCPU_GCB:DEVCPU_RST_REGS 7.6.6 DEVCPU_GCB:MIIM 7.6.7 DEVCPU_GCB:MIIM_READ_SCAN 7.6.8 DEVCPU_GCB:RAM_STAT 7.6.9 DEVCPU_GCB:MISC 7.6.10 DEVCPU_GCB:SIO_CTRL 7.6.11 DEVCPU_GCB:FAN_CFG 7.6.12 DEVCPU_GCB:FAN_STAT 7.6.13 DEVCPU_GCB:MEMITGR 7.7 DEVCPU_QS 7.7.1 DEVCPU_QS:XTR 7.7.2 DEVCPU_QS:INJ 7.8 HSIO 7.8.1 HSIO:PLL5G_STATUS 7.8.2 HSIO:RCOMP_STATUS 7.8.3 HSIO:SERDES6G_ANA_CFG 7.8.4 HSIO:SERDES6G_DIG_CFG 7.8.5 HSIO:MCB_SERDES6G_CFG 7.9 DEV_GMII 7.9.1 DEV_GMII:PORT_MODE 7.9.2 DEV_GMII:MAC_CFG_STATUS 7.10 DEV 7.10.1 DEV:PORT_MODE 7.10.2 DEV:MAC_CFG_STATUS 7.10.3 DEV:PCS1G_CFG_STATUS 7.10.4 DEV:PCS1G_TSTPAT_CFG_STATUS 7.10.5 DEV:PCS_FX100_CONFIGURATION 7.10.6 DEV:PCS_FX100_STATUS 7.11 ICPU_CFG 7.11.1 ICPU_CFG:CPU_SYSTEM_CTRL 7.11.2 ICPU_CFG:SPI_MST 7.11.3 ICPU_CFG:MPU8051 7.11.4 ICPU_CFG:INTR 7.11.5 ICPU_CFG:TIMERS 7.11.6 ICPU_CFG:TWI_DELAY 7.12 UART 7.12.1 UART:UART 7.13 TWI 7.13.1 TWI:TWI 7.14 PHY 7.14.1 PHY:PHY_STD 7.14.2 PHY:PHY_EXT1 7.14.3 PHY:PHY_EXT2 7.14.4 PHY:PHY_GP 7.14.5 PHY:PHY_EEE 8 Electrical Specifications 8.1 DC Characteristics 8.1.1 Internal Pull-Up or Pull-Down Resistors 8.1.2 Reference Clock 8.1.3 SGMII DC Definitions and Test Circuits 8.1.4 Enhanced SerDes Interface 8.1.5 MIIM, GPIO, SI, JTAG, and Miscellaneous Signals 8.2 AC Characteristics 8.2.1 Reference Clock 8.2.2 Reset Timing 8.2.3 Enhanced SerDes Interface 8.2.4 MII Management 8.2.5 Serial CPU Interface (SI) Master Mode 8.2.6 Serial CPU Interface (SI) for Slave Mode 8.2.7 JTAG Interface 8.2.8 Serial Inputs/Outputs 8.2.9 Two-Wire Serial Interface 8.3 Current and Power Consumption 8.3.1 Current Consumption 8.3.2 Power Consumption 8.3.3 Power Supply Sequencing 8.4 Operating Conditions 8.5 Stress Ratings 9 Pin Descriptions for VSC7420XJQ-02 9.1 Pin Diagram for VSC7420XJQ-02 9.2 Pins by Function for VSC7420XJQ-02 9.2.1 Analog Bias Signals 9.2.2 Clock Circuits 9.2.3 General-Purpose Inputs and Outputs 9.2.4 JTAG Interface 9.2.5 MII Management Interface 9.2.6 Miscellaneous Signals 9.2.7 Power Supplies and Ground 9.2.8 Serial CPU Interface 9.2.9 Enhanced SerDes Interface 9.2.10 Twisted Pair Interface 9.3 Pins by Number for VSC7420XJQ-02 9.4 Pins by Name for VSC7420XJQ-02 10 Pin Descriptions for VSC7420XJG-02 10.1 Pin Identifications 10.2 Pin Diagram for VSC7420XJG-02 10.3 Pins by Function for VSC7420XJG-02 11 Pin Descriptions for VSC7421XJQ-02 11.1 Pin Diagram for VSC7421XJQ-02 11.2 Pins by Function for VSC7421XJQ-02 11.2.1 Analog Bias Signals 11.2.2 Clock Circuits 11.2.3 General-Purpose Inputs and Outputs 11.2.4 JTAG Interface 11.2.5 MII Management Interface 11.2.6 Miscellaneous Signals 11.2.7 Power Supplies and Ground 11.2.8 Serial CPU Interface 11.2.9 Enhanced SerDes Interface 11.2.10 Twisted Pair Interface 11.3 Pins by Number for VSC7421XJQ-02 11.4 Pins by Name for VSC7421XJQ-02 12 Pin Descriptions for VSC7421XJG-02 12.1 Pin Identifications 12.2 Pin Diagram for VSC7421XJG-02 12.3 Pins by Function for VSC7421XJG-02 13 Pin Descriptions for VSC7422XJQ-02 13.1 Pin Diagram for VSC7422XJQ-02 13.2 Pins by Function for VSC7422XJQ-02 13.2.1 Analog Bias Signals 13.2.2 Clock Circuits 13.2.3 General-Purpose Inputs and Outputs 13.2.4 JTAG Interface 13.2.5 MII Management Interface 13.2.6 Miscellaneous Signals 13.2.7 Power Supplies and Ground 13.2.8 Serial CPU Interface 13.2.9 Enhanced SerDes Interface 13.2.10 Twisted Pair Interface 13.3 Pins by Number for VSC7422XJQ-02 13.4 Pins by Name for VSC7422XJQ-02 14 Pin Descriptions for VSC7422XJG-02 14.1 Pin Identifications 14.2 Pin Diagram for VSC7422XJG-02 14.3 Pins by Function for VSC7422XJG-02 15 Package Information 15.1 Package Drawing 15.2 Thermal Specifications 15.3 Moisture Sensitivity 16 Design Guidelines 16.1 Power Supplies 16.2 Power Supply Decoupling 16.3 Reference Clock 16.3.1 Single-Ended RefClk Input 16.4 Interfaces 16.4.1 General Recommendations 16.4.2 SGMII Interface 16.4.3 Serial Interface 16.4.4 Enhanced SerDes Interface 16.4.5 Two-Wire Serial Interface 17 Design Considerations 17.1 10BASE-T mode unable to re-establish link 17.2 Software script for link performance 17.3 10BASE-T signal amplitude 17.4 Clause 45 register 7.60 17.5 Clause 45 register 3.22 17.6 Clause 45 register 3.1 17.7 Clause 45 register address post-increment 18 Ordering Information