Datasheet KSZ8462HLI, KSZ8462FHLI (Microchip) - 4
| Fabricante | Microchip |
| Descripción | IEEE 1588 Precision Time Protocol-Enabled, Two-Port, 10/100 Mbps Ethernet Switch with 8-or 16-Bit Host Interface |
| Páginas / Página | 233 / 4 — KSZ8462HLI/FHLI. Table of Contents |
| Formato / tamaño de archivo | PDF / 2.4 Mb |
| Idioma del documento | Inglés |
KSZ8462HLI/FHLI. Table of Contents
Línea de modelo para esta hoja de datos
Versión de texto del documento
link to page 5 link to page 9 link to page 16 link to page 65 link to page 212 link to page 213 link to page 217 link to page 224 link to page 225 link to page 226 link to page 227 link to page 228 link to page 229 link to page 229 link to page 229 link to page 230
KSZ8462HLI/FHLI Table of Contents
1.0 Introduction ... 5 2.0 Pin Description and Configuration ... 9 3.0 Functional Description ... 16 4.0 Register Descriptions .. 65 5.0 Operational Characteristics ... 210 6.0 Electrical Characteristics ... 211 7.0 Timing Specifications .. 215 8.0 Reference Circuit: LED Strap-In Pins .. 222 9.0 Reference Clock: Connection and Selection ... 223 10.0 Selection of Isolation Transformers ... 224 11.0 Package Outline .. 225 Appendix A: Data Sheet Revision History ... 226 The Microchip Web Site .. 227 Customer Change Notification Service ... 227 Customer Support ... 227 Product Identification System .. 228 DS00002641A-page 4 2018 Microchip Technology Inc. Document Outline 1.0 Introduction 1.1 General Terms and Conditions 1.2 General Description 2.0 Pin Description and Configuration 3.0 Functional Description 3.1 Direction Terminology 3.2 Physical (PHY) Block 3.3 Media Access Controller (MAC) Block 3.4 Switch Block 3.5 Queue Management Unit (QMU) 3.6 IEEE 1588 Precision Time Protocol (PTP) Block 3.7 General Purpose and IEEE 1588 Input/Output (GPIO) 3.8 Using the GPIO Pins with the Trigger Output Units 3.9 Using the GPIO Pins with the Time Stamp Input Units 3.10 Device Clocks 3.11 Power 3.12 Power Management 3.13 Interfaces 4.0 Register Descriptions 4.1 Register Map of CPU Accessible I/O Registers 4.2 Register Bit Definitions 4.3 Management Information Base (MIB) Counters 4.4 Static MAC Address Table 4.5 Dynamic MAC Address Table 4.6 VLAN Table 5.0 Operational Characteristics 5.1 Absolute Maximum Ratings* 5.2 Operating Ratings** 6.0 Electrical Characteristics 7.0 Timing Specifications 7.1 Host Interface Read/Write Timing 7.2 Auto-Negotiation Timing 7.3 Trigger Output Unit and Time Stamp Input Unit Timing 7.4 Serial EEPROM Interface Timing 7.5 Reset and Power Sequence Timing 7.6 Reset Circuit Guidelines 8.0 Reference Circuit: LED Strap-In Pins 9.0 Reference Clock: Connection and Selection 10.0 Selection of Isolation Transformers 11.0 Package Outline Appendix A: Data Sheet Revision History The Microchip Web Site Customer Change Notification Service Customer Support Product Identification System Worldwide Sales and Service
KSZ8462HLI/FHLI Table of Contents
1.0 Introduction ... 5 2.0 Pin Description and Configuration ... 9 3.0 Functional Description ... 16 4.0 Register Descriptions .. 65 5.0 Operational Characteristics ... 210 6.0 Electrical Characteristics ... 211 7.0 Timing Specifications .. 215 8.0 Reference Circuit: LED Strap-In Pins .. 222 9.0 Reference Clock: Connection and Selection ... 223 10.0 Selection of Isolation Transformers ... 224 11.0 Package Outline .. 225 Appendix A: Data Sheet Revision History ... 226 The Microchip Web Site .. 227 Customer Change Notification Service ... 227 Customer Support ... 227 Product Identification System .. 228 DS00002641A-page 4 2018 Microchip Technology Inc. Document Outline 1.0 Introduction 1.1 General Terms and Conditions 1.2 General Description 2.0 Pin Description and Configuration 3.0 Functional Description 3.1 Direction Terminology 3.2 Physical (PHY) Block 3.3 Media Access Controller (MAC) Block 3.4 Switch Block 3.5 Queue Management Unit (QMU) 3.6 IEEE 1588 Precision Time Protocol (PTP) Block 3.7 General Purpose and IEEE 1588 Input/Output (GPIO) 3.8 Using the GPIO Pins with the Trigger Output Units 3.9 Using the GPIO Pins with the Time Stamp Input Units 3.10 Device Clocks 3.11 Power 3.12 Power Management 3.13 Interfaces 4.0 Register Descriptions 4.1 Register Map of CPU Accessible I/O Registers 4.2 Register Bit Definitions 4.3 Management Information Base (MIB) Counters 4.4 Static MAC Address Table 4.5 Dynamic MAC Address Table 4.6 VLAN Table 5.0 Operational Characteristics 5.1 Absolute Maximum Ratings* 5.2 Operating Ratings** 6.0 Electrical Characteristics 7.0 Timing Specifications 7.1 Host Interface Read/Write Timing 7.2 Auto-Negotiation Timing 7.3 Trigger Output Unit and Time Stamp Input Unit Timing 7.4 Serial EEPROM Interface Timing 7.5 Reset and Power Sequence Timing 7.6 Reset Circuit Guidelines 8.0 Reference Circuit: LED Strap-In Pins 9.0 Reference Clock: Connection and Selection 10.0 Selection of Isolation Transformers 11.0 Package Outline Appendix A: Data Sheet Revision History The Microchip Web Site Customer Change Notification Service Customer Support Product Identification System Worldwide Sales and Service