Datasheet 5P35021 (IDT) - 9

FabricanteIDT
DescripciónProgrammable VersaClock Clock Generator
Páginas / Página46 / 9 — Figure 5. Timer Functions. OE Pin Function. Table 8. OE Pin Functions. …
Revisión20191004
Formato / tamaño de archivoPDF / 1.0 Mb
Idioma del documentoInglés

Figure 5. Timer Functions. OE Pin Function. Table 8. OE Pin Functions. Pin. Function. OE1. Table 9. OE Pin Function Summary. OE Pin

Figure 5 Timer Functions OE Pin Function Table 8 OE Pin Functions Pin Function OE1 Table 9 OE Pin Function Summary OE Pin

Línea de modelo para esta hoja de datos

Versión de texto del documento

5P35021 Datasheet
Figure 5. Timer Functions
Select delay time 0.5 - 4.0 seconds and enable timer Program New VCO frequency or enable DFC System functional check Disable Timer Timer continue if system is not able to stop timer Timeout Flag set and generate RESET pulse
OE Pin Function
The OE pin in the 5P35021 has multiple functions. The OE pin can be configured as output enable control (OE) or chip power-down control (PD#) or Proactive Power Saving function (PPS). Furthermore, the OE pin can be configured as a single Dynamic Frequency Control (DFC), or the RESET out function that is associated with the Timer function.
Table 8. OE Pin Functions Pin Function OE1
SE Output Enable/Disable SE1 (default) DIFF Output Enable/Disable — Global Power Down (PD#) PD# Proactive Power Saving Input SE1_PPS DOC Control (Only PLL2) DFC0 RESET OUT —
Table 9. OE Pin Function Summary OE Pin Description
OE1: SE1 OE1 only control SE1 enable/disable; other outputs are not affected by this pin status. OE1 control chip global power down (PD#) except 32.768kHz on OE1 (when 32kHz is enabled). When the PD# OE1: PD# pin is active low, the chip goes to lowest power down mode and all outputs are disabled except 32kHz output and only keep 32k/Xtal calibration. OE1: SE1_PPS Configure OE1 as SE1_PPS (Proactive Power Saving) function pin. OE1: DFC0 Configure OE1 as DFC0 control pin 0. ©2019 Integrated Device Technology, Inc. 9 October 4, 2019 Document Outline Description Typical Applications Key Specifications Features Output Features Block Diagram Pin Assignments Figure 1. Pin Assignments for 3 x 3 mm 20-VFQFPN Package – Top View Pin Descriptions Table 1. Pin Descriptions Power Group Table 2. Power Group Output Sources Table 3. Output Source Table 4. Output Source Selection Register Settings Table 5. DIFF1 Output Table 6. DIFF2 Output Device Features and Functions DFC – Dynamic Frequency Control Figure 2. DFC Function Block Diagram Table 7. DFC Function Priority DFC Function Programming PPS – Proactive Power Saving Function Figure 3. PPS Function Block Diagram Figure 4. PPS Assertion/Deassertion Timing Chart PPS Function Programming Timer Function Description Figure 5. Timer Functions OE Pin Function Table 8. OE Pin Functions Table 9. OE Pin Function Summary Table 10. PD# Priority Reference Input and Selection Crystal Input (X1/X2) Table 11. Programmable Tuning Caps Spread Spectrum Analog Spread Spectrum Digital Spread Spectrum Figure 6. Digital Spread Spectrum VBAT Table 12. VBAT Switching Threshold ORT–VCO Overshoot Reduction Technology PLL Features and Descriptions Table 13. Output 1 Divider Table 14. Output 2, 4, and 5 Divider Table 15. Output 3 Divider Output Clock Test Conditions Figure 7. LVCMOS Output Test Conditions Figure 8. LP-HCSL Output Test Conditions Absolute Maximum Ratings Table 16. Absolute Maximum Ratings Recommended Operating Conditions Table 17. Recommended Operating Conditions Electrical Characteristics Table 18. Input Capacitance, LVCMOS Output Impedance, and Internal Pull-down Resistance Table 19. Crystal Characteristics Table 20. DC Electrical Characteristics (Industrial)1,2 Table 21. DC Electrical Characteristics (Automotive)1,2 Table 22. Input Parameters1,2 Table 23. Power Consumption of 32.768kHz Output Only Operation Table 24. DC Electrical Characteristics – 3.3V LVCMOS Table 25. DC Electrical Characteristics – 2.5V LVCMOS Table 26. DC Electrical Characteristics – 1.8V LVCMOS Table 27. Electrical Characteristics – DIF 0.7V LPHCSL Differential Outputs Table 28. Electrical Characteristics – LVDS Table 29. Electrical Characteristics – LVPECL Figure 9. Output Differential Voltage Swing AC Electrical Characteristics Table 30. AC Electrical Characteristics PCI Express Jitter Specifications Table 31. PCI Express Jitter Specifications Spread Spectrum Generation Specifications Table 32. Spread Spectrum Generation Specifications I2C Bus Characteristics Table 33. I2C Bus DC Characteristics Table 34. I2C Bus AC Characteristics I2C Mode Operations Figure 10. I2C Slave Read and Write Cycle Sequencing Glossary of Features Table 35. Glossary of Features Package Outline Drawings Marking Diagrams (industrial) Marking Diagrams (automotive) Ordering Information Revision History