Datasheet TMC2226 (TRINAMIC) - 9
| Fabricante | TRINAMIC |
| Descripción | Step/Dir Drivers for Two-Phase Bipolar Stepper Motors up to 2.8A peak – StealthChop for Quiet Movement – UART Interface Option – Sensorless Stall Detection StallGuard4 |
| Páginas / Página | 83 / 9 — 2 Pin Assignments. 2.1 Package Outline TMC2226 |
| Formato / tamaño de archivo | PDF / 1.9 Mb |
| Idioma del documento | Inglés |
2 Pin Assignments. 2.1 Package Outline TMC2226
Línea de modelo para esta hoja de datos
Versión de texto del documento
TMC2226 DATASHEET (Rev. 1.06 / 2020-MAY-18) 9
2 Pin Assignments
The TMC2226 comes in a thermally optimized HTSSOP-package.
2.1 Package Outline TMC2226
OB1 1 28 OA1 BRB 2 27 BRA VS 3 26 VS OB2 4 25 OA2 ENN 5 24 STDBY GND 6 23 DIR CPO 7 TMC2226 22 GND CPI 8 HTSSOP28 21 VREF VCP 9 © B. Dwersteg, 20 STEP SPREAD 10 TRINAMIC 19 VCC_IO 5VOUT 11 18 PDN_UART MS1_AD0 12 17 CLK Pad=GND - 13 16 INDEX MS2_AD1 14 15 DIAG
Figure 2.1 TMC2226 Pinning Top View – type: HTSSOP 28, 9.7x6.4mm² over pins, 0.65mm pitch 2.2 Signal Descriptions TMC2226 Pin Number Type Function
OB1 1 Motor coil B output 1 Sense resistor connection for coil B. Place sense resistor to GND BRB 2 near pin. Tie to GND when using internal sense resistor. Motor supply voltage. Provide filtering capacity near pin with VS 3, 26 shortest possible loop to GND pad. OB2 4 Motor coil B output 2 Enable not input. The power stage becomes switched off (all motor ENN 5 DI outputs floating) when this pin becomes driven to a high level. GND 6, 22 GND. Connect to GND plane near pin. CPO 7 Charge pump capacitor output. CPI 8 Charge pump capacitor input. Tie to CPO using 22nF 50V capacitor. VCP 9 Charge pump voltage. Tie to VS using 100nF capacitor. Chopper mode selection: Low=StealthChop, High=SpreadCycle SPREAD 10 DI (pd) (may be left unconnected) Output of internal 5V regulator. Attach 2.2µF to 4.7µF ceramic 5VOUT 11 capacitor to GND near to pin for best performance. Provide the shortest possible loop to the GND pad. MS1_AD0 12 DI (pd) Microstep resolution configuration (internal pull-down resistors) MS2, MS1: 00: 1/8, 01: 1/32, 10: 1/64 11: 1/16 MS2_AD1 14 DI (pd) For UART based configuration selection of UART Address 0…3 Diagnostic and StallGuard output. Hi level upon stall detection or DIAG 15 DO driver error. Reset error condition by ENN=high. INDEX 16 DO Configurable index output. Provides index pulse. CLK input. Tie to GND using short wire for internal clock or supply CLK 17 DI external clock. www.trinamic.com
2 Pin Assignments
The TMC2226 comes in a thermally optimized HTSSOP-package.
2.1 Package Outline TMC2226
OB1 1 28 OA1 BRB 2 27 BRA VS 3 26 VS OB2 4 25 OA2 ENN 5 24 STDBY GND 6 23 DIR CPO 7 TMC2226 22 GND CPI 8 HTSSOP28 21 VREF VCP 9 © B. Dwersteg, 20 STEP SPREAD 10 TRINAMIC 19 VCC_IO 5VOUT 11 18 PDN_UART MS1_AD0 12 17 CLK Pad=GND - 13 16 INDEX MS2_AD1 14 15 DIAG
Figure 2.1 TMC2226 Pinning Top View – type: HTSSOP 28, 9.7x6.4mm² over pins, 0.65mm pitch 2.2 Signal Descriptions TMC2226 Pin Number Type Function
OB1 1 Motor coil B output 1 Sense resistor connection for coil B. Place sense resistor to GND BRB 2 near pin. Tie to GND when using internal sense resistor. Motor supply voltage. Provide filtering capacity near pin with VS 3, 26 shortest possible loop to GND pad. OB2 4 Motor coil B output 2 Enable not input. The power stage becomes switched off (all motor ENN 5 DI outputs floating) when this pin becomes driven to a high level. GND 6, 22 GND. Connect to GND plane near pin. CPO 7 Charge pump capacitor output. CPI 8 Charge pump capacitor input. Tie to CPO using 22nF 50V capacitor. VCP 9 Charge pump voltage. Tie to VS using 100nF capacitor. Chopper mode selection: Low=StealthChop, High=SpreadCycle SPREAD 10 DI (pd) (may be left unconnected) Output of internal 5V regulator. Attach 2.2µF to 4.7µF ceramic 5VOUT 11 capacitor to GND near to pin for best performance. Provide the shortest possible loop to the GND pad. MS1_AD0 12 DI (pd) Microstep resolution configuration (internal pull-down resistors) MS2, MS1: 00: 1/8, 01: 1/32, 10: 1/64 11: 1/16 MS2_AD1 14 DI (pd) For UART based configuration selection of UART Address 0…3 Diagnostic and StallGuard output. Hi level upon stall detection or DIAG 15 DO driver error. Reset error condition by ENN=high. INDEX 16 DO Configurable index output. Provides index pulse. CLK input. Tie to GND using short wire for internal clock or supply CLK 17 DI external clock. www.trinamic.com