Datasheet NCP500, NCV500 (ON Semiconductor) - 15
| Fabricante | ON Semiconductor |
| Descripción | Voltage Regulator - CMOS, Low Noise, Low-Dropout 150 mA |
| Páginas / Página | 18 / 15 — NCP500, NCV500. Figure 32. Delayed Turn−on. Figure 33. Delayed Turn−on. … |
| Revisión | 22 |
| Formato / tamaño de archivo | PDF / 199 Kb |
| Idioma del documento | Inglés |
NCP500, NCV500. Figure 32. Delayed Turn−on. Figure 33. Delayed Turn−on. Figure 34. Input Voltages Greater than 6.0 V
Línea de modelo para esta hoja de datos
- NCP500SN185T1G NCP500SN18T1G NCP500SN25T1G NCP500SN26T1G NCP500SN27T1G NCP500SN28T1G NCP500SN30T1G NCP500SN30T2G NCP500SN33T1G NCP500SN50T1G NCP500SQL18T1G NCP500SQL25T1G NCP500SQL27T1G NCP500SQL28T1G NCP500SQL30T1G NCP500SQL33T1G NCP500SQL50T1G NCV500SN185T1G NCV500SN18T1G NCV500SN28T1G NCV500SN33T1G
Versión de texto del documento
link to page 15
NCP500, NCV500
Input Output 1 5 1.0 mF 1.0 mF 2 Enable 3 4 Output 1 5 1.0 mF 1.0 mF 2 3 4 R C
Figure 32. Delayed Turn−on
If a delayed turn−on is needed during power up of several volt- ages then the above schematic can be used. Resistor R, and capacitor C, will delay the turn−on of the bottom regulator. A few values were chosen and the resulting delay can be seen in Figure 33. 4 3 oltage (V) 2 TA = 25°C Vin = 3.4 V 1 Vout = 2.8 V Enable V 0 3 2.5 No Delay 2 oltage (V) R = 1.0 MW V 1.5 C = 1.0 mF R = 1.0 MW 1 C = 0.1 mF Output 0.5 V out, 0 0 10 20 30 40 50 60 70 80 90 100 110 Time (ms)
Figure 33. Delayed Turn−on
The graph shows the delay between the enable signal and output turn−on for various resistor and capacitor values. Input Output Q1 1 5 R 1.0 mF 1.0 mF 2 3 4 5.6 V
Figure 34. Input Voltages Greater than 6.0 V
A regulated output can be achieved with input voltages that ex- ceed the 6.0 V maximum rating of the NCP500 series with the addition of a simple pre−regulator circuit. Care must be taken to prevent Q1 from overheating when the regulated output (Vout) is shorted to Gnd.
www.onsemi.com 15
NCP500, NCV500
Input Output 1 5 1.0 mF 1.0 mF 2 Enable 3 4 Output 1 5 1.0 mF 1.0 mF 2 3 4 R C
Figure 32. Delayed Turn−on
If a delayed turn−on is needed during power up of several volt- ages then the above schematic can be used. Resistor R, and capacitor C, will delay the turn−on of the bottom regulator. A few values were chosen and the resulting delay can be seen in Figure 33. 4 3 oltage (V) 2 TA = 25°C Vin = 3.4 V 1 Vout = 2.8 V Enable V 0 3 2.5 No Delay 2 oltage (V) R = 1.0 MW V 1.5 C = 1.0 mF R = 1.0 MW 1 C = 0.1 mF Output 0.5 V out, 0 0 10 20 30 40 50 60 70 80 90 100 110 Time (ms)
Figure 33. Delayed Turn−on
The graph shows the delay between the enable signal and output turn−on for various resistor and capacitor values. Input Output Q1 1 5 R 1.0 mF 1.0 mF 2 3 4 5.6 V
Figure 34. Input Voltages Greater than 6.0 V
A regulated output can be achieved with input voltages that ex- ceed the 6.0 V maximum rating of the NCP500 series with the addition of a simple pre−regulator circuit. Care must be taken to prevent Q1 from overheating when the regulated output (Vout) is shorted to Gnd.
www.onsemi.com 15