Datasheet ADAU1772 (Analog Devices) - 3
| Fabricante | Analog Devices |
| Descripción | 4 ADC, 2 DAC Low-Power Codec with Audio Processor |
| Páginas / Página | 116 / 3 — Data Sheet. ADAU1772. REVISION HISTORY 3/14—Rev. B to Rev. C. 8/12—Rev. 0 … |
| Revisión | C |
| Formato / tamaño de archivo | PDF / 6.5 Mb |
| Idioma del documento | Inglés |
Data Sheet. ADAU1772. REVISION HISTORY 3/14—Rev. B to Rev. C. 8/12—Rev. 0 to Rev. A. 7/12—Revision 0: Initial Version
Línea de modelo para esta hoja de datos
Versión de texto del documento
link to page 67 link to page 67 link to page 68 link to page 68 link to page 69 link to page 69 link to page 70 link to page 71 link to page 72 link to page 73 link to page 74 link to page 75 link to page 76 link to page 77 link to page 78 link to page 78 link to page 79 link to page 79 link to page 80 link to page 80 link to page 81 link to page 82 link to page 83 link to page 84 link to page 85 link to page 86 link to page 86 link to page 86 link to page 87 link to page 87 link to page 88 link to page 88 link to page 89 link to page 90 link to page 91 link to page 92 link to page 93 link to page 94 link to page 94 link to page 95 link to page 96 link to page 97 link to page 98 link to page 99 link to page 100 link to page 101 link to page 102 link to page 103 link to page 103 link to page 105 link to page 106 link to page 106 link to page 106 link to page 107 link to page 108 link to page 109 link to page 110 link to page 111 link to page 112 link to page 113 link to page 114 link to page 114
Data Sheet ADAU1772
Serial Data Output 2/Serial Data Output 3 Input Select Headphone Output Mutes Register .. 89 Register ... 67 Serial Port Control 0 Register .. 90 Serial Data Output 4/Serial Data Output 5 Input Select Serial Port Control 1 Register .. 91 Register ... 68 TDM Output Channel Disable Register .. 92 Serial Data Output 6/Serial Data Output 7 Input Select Register ... 69 PDM Enable Register ... 93 ADC_SDATA0/ADC_SDATA1 Channel Select Register .. 70 PDM Pattern Setting Register ... 94 Output ASRC0/Output ASRC1 Source Register ... 71 MP0 Function Setting Register ... 94 Output ASRC2/Output ASRC3 Source Register ... 72 MP1 Function Setting Register ... 95 Input ASRC Channel Select Register .. 73 MP2 Function Setting Register ... 96 ADC0/ADC1 Control 0 Register .. 74 MP3 Function Setting Register ... 97 ADC2/ADC3 Control 0 Register .. 75 MP4 Function Setting Register ... 98 ADC0/ADC1 Control 1 Register .. 76 MP5 Function Setting Register ... 99 ADC2/ADC3 Control 1 Register .. 77 MP6 Function Setting Register ... 100 ADC0 Volume Control Register ... 78 Push-Button Volume Settings Register .. 101 ADC1 Volume Control Register ... 78 Push-Button Volume Control Assignment Register .. 102 ADC2 Volume Control Register ... 79 Debounce Modes Register ... 103 ADC3 Volume Control Register ... 79 Headphone Line Output Select Register .. 103 PGA Control 0 Register .. 80 Decimator Power Control Register .. 105 PGA Control 1 Register .. 80 ASRC Interpolator and DAC Modulator Power Control Register ... 106 PGA Control 2 Register .. 81 Analog Bias Control 0 Register ... 106 PGA Control 3 Register .. 82 Analog Bias Control 1 Register ... 107 PGA Slew Control Register .. 83 Digital Pin Pull-Up Control 0 Register .. 108 PGA 10 dB Gain Boost Register .. 84 Digital Pin Pull-Up Control 1 Register .. 109 Input and Output Capacitor Charging Register ... 85 Digital Pin Pull-Down Control 0 Register .. 110 DSP Bypass Path Register .. 86 Digital Pin Pull-Down Control 1 Register .. 111 DSP Bypass Gain for PGA0 Register .. 86 Digital Pin Drive Strength Control 0 Register .. 112 DSP Bypass Gain for PGA1 Register .. 86 Digital Pin Drive Strength Control 1 Register .. 113 MIC_BIAS0_1 Control Register ... 87 Outline Dimensions .. 114 DAC Control Register .. 87 Ordering Guide ... 114 DAC0 Volume Control Register .. 88 DAC1 Volume Control Register .. 88
REVISION HISTORY 3/14—Rev. B to Rev. C 8/12—Rev. 0 to Rev. A
Changes to Figure 60 and Figure 62 Captions .. 25 Changes to Figure 69 .. 31 Added Figure 64, Figure 65, Figure 66, Figure 67, Figure 68,
7/12—Revision 0: Initial Version
and Figure 69, Renumbered Sequentially .. 26 Added Figure 70, and Figure 71 .. 27
12/12—Rev. A to Rev. B
Changes to Figure 90 .. 47 Rev. C | Page 3 of 116 Document Outline Features Applications General Description Functional Block Diagram Revision History Specifications Analog Performance Specifications Crystal Amplifier Specifications Digital Input/Output Specifications Power Supply Specifications Typical Power Consumption Digital Filters Digital Timing Specifications Digital Timing Diagrams Absolute Maximum Ratings Thermal Resistance ESD Caution Pin Configuration and Function Descriptions Typical Performance Characteristics System Block Diagrams Theory of Operation System Clocking and Power-Up Clock Initialization PLL Bypass Setup PLL Enabled Setup Control Port Access During Initialization PLL Input Clock Divider Integer Mode Fractional Mode Clock Output Power Sequencing Power-Down Considerations Signal Routing Input Signal Paths Analog Inputs Signal Polarity Input Impedance Analog Microphone Inputs Analog Line Inputs Precharging Input Capacitors Microphone Bias Digital Microphone Input Analog-to-Digital Converters ADC Full-Scale Level Digital ADC Volume Control High-Pass Filter Output Signal Paths Analog Outputs Headphone Output Headphone Output Power-Up Sequencing Ground-Centered Headphone Configuration Pop-and-Click Suppression Line Outputs Digital-to-Analog Converters DAC Full-Scale Level Digital DAC Volume Control PDM Output Asynchronous Sample Rate Converters Signal Levels Signal Processing Instructions Data Memory Parameters Control Port Burst Mode Communication I2C Port Addressing I2C Read and Write Operations SPI Port Read/Write Subaddress Data Bytes Self-Boot EEPROM Size CRC Delay Boot Time Multipurpose Pins Push-Button Volume Controls Limiter Compression Enable Parameter Bank Switching Mute DSP Bypass Mode Serial Data Input/Output Ports Tristating Unused Channels Applications Information Power Supply Bypass Capacitors Layout Grounding Exposed Pad PCB Design Register Summary Register Details Clock Control Register PLL Denominator MSB Register PLL Denominator LSB Register PLL Numerator MSB Register PLL Numerator LSB Register PLL Integer Setting Register PLL Lock Flag Register CLKOUT Setting Selection Register Regulator Control Register Core Control Register Filter Engine and Limiter Control Register DB Value Register 0 Read DB Value Register 1 Read DB Value Register 2 Read Core Channel 0/Core Channel 1 Input Select Register Core Channel 2/Core Channel 3 Input Select Register DAC Input Select Register PDM Modulator Input Select Register Serial Data Output 0/Serial Data Output 1 Input Select Register Serial Data Output 2/Serial Data Output 3 Input Select Register Serial Data Output 4/Serial Data Output 5 Input Select Register Serial Data Output 6/Serial Data Output 7 Input Select Register ADC_SDATA0/ADC_SDATA1 Channel Select Register Output ASRC0/Output ASRC1 Source Register Output ASRC2/Output ASRC3 Source Register Input ASRC Channel Select Register ADC0/ADC1 Control 0 Register ADC2/ADC3 Control 0 Register ADC0/ADC1 Control 1 Register ADC2/ADC3 Control 1 Register ADC0 Volume Control Register ADC1 Volume Control Register ADC2 Volume Control Register ADC3 Volume Control Register PGA Control 0 Register PGA Control 1 Register PGA Control 2 Register PGA Control 3 Register PGA Slew Control Register PGA 10 dB Gain Boost Register Input and Output Capacitor Charging Register DSP Bypass Path Register DSP Bypass Gain for PGA0 Register DSP Bypass Gain for PGA1 Register MIC_BIAS0_1 Control Register DAC Control Register DAC0 Volume Control Register DAC1 Volume Control Register Headphone Output Mutes Register Serial Port Control 0 Register Serial Port Control 1 Register TDM Output Channel Disable Register PDM Enable Register PDM Pattern Setting Register MP0 Function Setting Register MP1 Function Setting Register MP2 Function Setting Register MP3 Function Setting Register MP4 Function Setting Register MP5 Function Setting Register MP6 Function Setting Register Push-Button Volume Settings Register Push-Button Volume Control Assignment Register Debounce Modes Register Headphone Line Output Select Register Decimator Power Control Register ASRC Interpolator and DAC Modulator Power Control Register Analog Bias Control 0 Register Analog Bias Control 1 Register Digital Pin Pull-Up Control 0 Register Digital Pin Pull-Up Control 1 Register Digital Pin Pull-Down Control 0 Register Digital Pin Pull-Down Control 1 Register Digital Pin Drive Strength Control 0 Register Digital Pin Drive Strength Control 1 Register Outline Dimensions Ordering Guide
Data Sheet ADAU1772
Serial Data Output 2/Serial Data Output 3 Input Select Headphone Output Mutes Register .. 89 Register ... 67 Serial Port Control 0 Register .. 90 Serial Data Output 4/Serial Data Output 5 Input Select Serial Port Control 1 Register .. 91 Register ... 68 TDM Output Channel Disable Register .. 92 Serial Data Output 6/Serial Data Output 7 Input Select Register ... 69 PDM Enable Register ... 93 ADC_SDATA0/ADC_SDATA1 Channel Select Register .. 70 PDM Pattern Setting Register ... 94 Output ASRC0/Output ASRC1 Source Register ... 71 MP0 Function Setting Register ... 94 Output ASRC2/Output ASRC3 Source Register ... 72 MP1 Function Setting Register ... 95 Input ASRC Channel Select Register .. 73 MP2 Function Setting Register ... 96 ADC0/ADC1 Control 0 Register .. 74 MP3 Function Setting Register ... 97 ADC2/ADC3 Control 0 Register .. 75 MP4 Function Setting Register ... 98 ADC0/ADC1 Control 1 Register .. 76 MP5 Function Setting Register ... 99 ADC2/ADC3 Control 1 Register .. 77 MP6 Function Setting Register ... 100 ADC0 Volume Control Register ... 78 Push-Button Volume Settings Register .. 101 ADC1 Volume Control Register ... 78 Push-Button Volume Control Assignment Register .. 102 ADC2 Volume Control Register ... 79 Debounce Modes Register ... 103 ADC3 Volume Control Register ... 79 Headphone Line Output Select Register .. 103 PGA Control 0 Register .. 80 Decimator Power Control Register .. 105 PGA Control 1 Register .. 80 ASRC Interpolator and DAC Modulator Power Control Register ... 106 PGA Control 2 Register .. 81 Analog Bias Control 0 Register ... 106 PGA Control 3 Register .. 82 Analog Bias Control 1 Register ... 107 PGA Slew Control Register .. 83 Digital Pin Pull-Up Control 0 Register .. 108 PGA 10 dB Gain Boost Register .. 84 Digital Pin Pull-Up Control 1 Register .. 109 Input and Output Capacitor Charging Register ... 85 Digital Pin Pull-Down Control 0 Register .. 110 DSP Bypass Path Register .. 86 Digital Pin Pull-Down Control 1 Register .. 111 DSP Bypass Gain for PGA0 Register .. 86 Digital Pin Drive Strength Control 0 Register .. 112 DSP Bypass Gain for PGA1 Register .. 86 Digital Pin Drive Strength Control 1 Register .. 113 MIC_BIAS0_1 Control Register ... 87 Outline Dimensions .. 114 DAC Control Register .. 87 Ordering Guide ... 114 DAC0 Volume Control Register .. 88 DAC1 Volume Control Register .. 88
REVISION HISTORY 3/14—Rev. B to Rev. C 8/12—Rev. 0 to Rev. A
Changes to Figure 60 and Figure 62 Captions .. 25 Changes to Figure 69 .. 31 Added Figure 64, Figure 65, Figure 66, Figure 67, Figure 68,
7/12—Revision 0: Initial Version
and Figure 69, Renumbered Sequentially .. 26 Added Figure 70, and Figure 71 .. 27
12/12—Rev. A to Rev. B
Changes to Figure 90 .. 47 Rev. C | Page 3 of 116 Document Outline Features Applications General Description Functional Block Diagram Revision History Specifications Analog Performance Specifications Crystal Amplifier Specifications Digital Input/Output Specifications Power Supply Specifications Typical Power Consumption Digital Filters Digital Timing Specifications Digital Timing Diagrams Absolute Maximum Ratings Thermal Resistance ESD Caution Pin Configuration and Function Descriptions Typical Performance Characteristics System Block Diagrams Theory of Operation System Clocking and Power-Up Clock Initialization PLL Bypass Setup PLL Enabled Setup Control Port Access During Initialization PLL Input Clock Divider Integer Mode Fractional Mode Clock Output Power Sequencing Power-Down Considerations Signal Routing Input Signal Paths Analog Inputs Signal Polarity Input Impedance Analog Microphone Inputs Analog Line Inputs Precharging Input Capacitors Microphone Bias Digital Microphone Input Analog-to-Digital Converters ADC Full-Scale Level Digital ADC Volume Control High-Pass Filter Output Signal Paths Analog Outputs Headphone Output Headphone Output Power-Up Sequencing Ground-Centered Headphone Configuration Pop-and-Click Suppression Line Outputs Digital-to-Analog Converters DAC Full-Scale Level Digital DAC Volume Control PDM Output Asynchronous Sample Rate Converters Signal Levels Signal Processing Instructions Data Memory Parameters Control Port Burst Mode Communication I2C Port Addressing I2C Read and Write Operations SPI Port Read/Write Subaddress Data Bytes Self-Boot EEPROM Size CRC Delay Boot Time Multipurpose Pins Push-Button Volume Controls Limiter Compression Enable Parameter Bank Switching Mute DSP Bypass Mode Serial Data Input/Output Ports Tristating Unused Channels Applications Information Power Supply Bypass Capacitors Layout Grounding Exposed Pad PCB Design Register Summary Register Details Clock Control Register PLL Denominator MSB Register PLL Denominator LSB Register PLL Numerator MSB Register PLL Numerator LSB Register PLL Integer Setting Register PLL Lock Flag Register CLKOUT Setting Selection Register Regulator Control Register Core Control Register Filter Engine and Limiter Control Register DB Value Register 0 Read DB Value Register 1 Read DB Value Register 2 Read Core Channel 0/Core Channel 1 Input Select Register Core Channel 2/Core Channel 3 Input Select Register DAC Input Select Register PDM Modulator Input Select Register Serial Data Output 0/Serial Data Output 1 Input Select Register Serial Data Output 2/Serial Data Output 3 Input Select Register Serial Data Output 4/Serial Data Output 5 Input Select Register Serial Data Output 6/Serial Data Output 7 Input Select Register ADC_SDATA0/ADC_SDATA1 Channel Select Register Output ASRC0/Output ASRC1 Source Register Output ASRC2/Output ASRC3 Source Register Input ASRC Channel Select Register ADC0/ADC1 Control 0 Register ADC2/ADC3 Control 0 Register ADC0/ADC1 Control 1 Register ADC2/ADC3 Control 1 Register ADC0 Volume Control Register ADC1 Volume Control Register ADC2 Volume Control Register ADC3 Volume Control Register PGA Control 0 Register PGA Control 1 Register PGA Control 2 Register PGA Control 3 Register PGA Slew Control Register PGA 10 dB Gain Boost Register Input and Output Capacitor Charging Register DSP Bypass Path Register DSP Bypass Gain for PGA0 Register DSP Bypass Gain for PGA1 Register MIC_BIAS0_1 Control Register DAC Control Register DAC0 Volume Control Register DAC1 Volume Control Register Headphone Output Mutes Register Serial Port Control 0 Register Serial Port Control 1 Register TDM Output Channel Disable Register PDM Enable Register PDM Pattern Setting Register MP0 Function Setting Register MP1 Function Setting Register MP2 Function Setting Register MP3 Function Setting Register MP4 Function Setting Register MP5 Function Setting Register MP6 Function Setting Register Push-Button Volume Settings Register Push-Button Volume Control Assignment Register Debounce Modes Register Headphone Line Output Select Register Decimator Power Control Register ASRC Interpolator and DAC Modulator Power Control Register Analog Bias Control 0 Register Analog Bias Control 1 Register Digital Pin Pull-Up Control 0 Register Digital Pin Pull-Up Control 1 Register Digital Pin Pull-Down Control 0 Register Digital Pin Pull-Down Control 1 Register Digital Pin Drive Strength Control 0 Register Digital Pin Drive Strength Control 1 Register Outline Dimensions Ordering Guide