Datasheet ADAU1788 (Analog Devices) - 4

link to page 113 link to page 114 link to page 115 link to page 116 link to page 117 link to page 119 link to page 120 link to page 122 link to page 124 link to page 126 link to page 128 link to page 130 link to page 132 link to page 133 link to page 134 link to page 135 link to page 136 link to page 137 link to page 139 link to page 140 link to page 141 link to page 142 link to page 143 link to page 144 link to page 145 link to page 145 link to page 146 link to page 146 link to page 146 link to page 147 link to page 148 link to page 148 link to page 149 link to page 150 link to page 151 link to page 152 link to page 153 link to page 153 link to page 154 link to page 154 link to page 154 link to page 155 link to page 156 link to page 156 link to page 157 link to page 158 link to page 159 link to page 160 link to page 161 link to page 162 link to page 162 link to page 163 link to page 164 link to page 165 link to page 166 link to page 166 link to page 167 link to page 168 link to page 169 link to page 170 link to page 171 link to page 172 link to page 173 link to page 174 link to page 175
ADAU1788 Data Sheet
Slow to Fast Interpolator Sample Rates Channel 0/Channel 1 FastDSP Modulo N Counter for Lower Rate Conditional Register .. 113 Execution Register ... 146 Slow to Fast Interpolator Sample Rates Channel 2/Channel 3 FastDSP Generic Conditional Execution Registers ... 147 Register .. 114 FastDSP Safeload Address Register .. 148 Slow to Fast Interpolator Sample Rates Channel 4/Channel 5 FastDSP Safeload Parameter 0 Value Registers .. 148 Register .. 115 FastDSP Safeload Parameter 1 Value Registers .. 149 Slow to Fast Interpolator Sample Rates Channel 6/Channel 7 Register .. 116 FastDSP Safeload Parameter 2 Value Registers .. 150 Slow to Fast Interpolator Channel 0 Input Routing Register FastDSP Safeload Parameter 3 Value Registers .. 151 ... 117 FastDSP Safeload Parameter 4 Value Registers .. 152 Slow to Fast Interpolator Channel 1 Input Routing Register FastDSP Safeload Update Register ... 153 ... 119 SigmaDSP Frame Rate Source Select Register .. 153 Slow to Fast Interpolator Channel 2 Input Routing Register SigmaDSP Run Register .. 154 ... 120 SigmaDSP Watchdog Controls Register .. 154 Slow to Fast Interpolator Channel 3 Input Routing Register ... 122 SigmaDSP Watchdog Value Registers .. 154 Slow to Fast Interpolator Channel 4 Input Routing Register SigmaDSP Modulo Data Memory Start Position Registers ... 155 ... 124 SigmaDSP Fixed Frame Rate Divisor Registers ... 156 Slow to Fast Interpolator Channel 5 Input Routing Register SigmaDSP Set Interrupts Register .. 156 ... 126 Multipurpose Pin 0/Pin 1 Mode Select Register .. 157 Slow to Fast Interpolator Channel 6 Input Routing Register Multipurpose Pin 2/Pin 3 Mode Select Register .. 158 ... 128 Multipurpose Pin 4/Pin 5 Mode Select Register .. 159 Slow to Fast Interpolator Channel 7 Input Routing Register Multipurpose Pin 6/Pin 7 Mode Select Register .. 160 ... 130 Multipurpose Pin 8/Pin 9 Mode Select Register .. 161 Input ASRC Control, Source, and Rate Selection Register .. 132 Multipurpose Pin 10 Mode Select Register .. 162 Input ASRC Channel 0 and Channel 1 Input Routing Register ... 133 General-Purpose Input Debounce Control and Master Clock Output Rate Selection Register ... 162 Input ASRC Channel 2 and Channel 3 Input Routing Register ... 134 General-Purpose Outputs Control Pin 0 to Pin 7 Register ... 163 Output ASRC Control Register .. 135 General-Purpose Outputs Control Pins 8 to Pin 10 Register ... 164 Output ASRC Channel 0 Input Routing Register .. 136 FSYNC_0 Pin Controls Register .. 165 Output ASRC Channel 1 Input Routing Register .. 137 BCLK_0 Pin Controls Register ... 166 Output ASRC Channel 2 Input Routing Register .. 139 SDATAO_0 Pin Control Register ... 166 Output ASRC Channel 3 Input Routing Register .. 140 FastDSP Run Register .. 141 SDATAI_0 Pin Controls Register ... 167 FastDSP Current Bank and Bank Ramping Controls Register MP3 Pin Controls Register ... 168 ... 142 MP4 Pin Controls Register ... 169 FastDSP Bank Ramping Stop Point Register .. 143 MP5 Pin Controls Register ... 170 FastDSP Bank Copying Register ... 144 MP6 Pin Controls Register ... 171 FastDSP Frame Rate Source Register ... 145 DMIC_CLK0 Pin Controls Register .. 172 FastDSP Fixed Rate Division MSBs Register .. 145 DMIC_CLK1 Pin Controls Register .. 173 FastDSP Fixed Rate Division LSBs Register .. 146 DMIC01 Pin Controls Register .. 174 DMIC23 Pin Controls Register .. 175 Rev. 0 | Page 4 of 226 Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION TABLE OF CONTENTS REVISION HISTORY FUNCTIONAL BLOCK DIAGRAM SPECIFICATIONS ANALOG PERFORMANCE SPECIFICATIONS CRYSTAL AMPLIFIER SPECIFICATIONS DIGITAL INPUT AND OUTPUT SPECIFICATIONS POWER SUPPLY SPECIFICATIONS POWER-DOWN CURRENT TYPICAL POWER CONSUMPTION DIGITAL FILTERS DIGITAL TIMING SPECIFICATIONS Digital Timing Diagrams ABSOLUTE MAXIMUM RATINGS THERMAL RESISTANCE ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS SYSTEM BLOCK DIAGRAM THEORY OF OPERATION SYSTEM CLOCKING AND POWER-UP POWER-DOWN OPERATION AND OPTIONS EXAMPLE ADC TO DAC POWER-UP DVDD LDO REGULATOR CLOCK INITIALIZATION PLL Enabled Setup Control Port Access During Initialization PLL PLL Bypass Operation Input Clock Divider Integer Mode Fractional Mode MULTICHIP PHASE SYNCHRONIZATION CLOCK OUTPUT POWER SUPPLY SEQUENCING Power-Down Considerations SIGNAL ROUTING INPUT SIGNAL PATHS ANALOG INPUTS Phase Difference Various Signal Path ADAU1788 Input Impedance Analog Microphone Inputs Analog Line Inputs Precharging Input Capacitors Microphone Bias PGAs DIGITAL MICROPHONE INPUTS Digital Microphone Volume Control ADCs ADC Full-Scale Level Digital ADC Volume Control Filtering OUTPUT SIGNAL PATHS ANALOG OUTPUTS Headphone Output Line Output Pop and Click Suppression DAC DAC Full-Scale Level Digital DAC Volume Control and Filtering PDM OUTPUTS PDM Outputs Full-Scale Level PDM Outputs Volume Control and Filtering ASRCs INTERPOLATION AND DECIMATION BLOCKS SIGNAL LEVELS FastDSP CORE INSTRUCTIONS FILTER PRECISION FLAGS AND CONDITIONAL EXECUTION INPUT SOURCES POWER AND RUN CONTROL DATA MEMORY PARAMETERS PARAMETER BANK SWITCHING PARAMETER BANK COPYING PARAMETER MEMORY ACCESS FastDSP PARAMETER SAFELOAD SigmaDSP CORE SIGNAL PROCESSING DETAILS Program Counter Watchdog Features Numeric Formats Numeric Format 5.23 Programming READ/WRITE DATA FORMATS SOFTWARE SAFELOAD FastDSP SAFELOAD PROGRAM RAM, PARAMETER RAM, AND DATA RAM PROGRAM RAM PARAMETER RAM DATA RAM POWER SAVING OPTIONS ADC BIAS CURRENT CONTROL DAC BIAS CURRENT CONTROL DAC LOW POWER MODES PLL BYPASS SigmaDSP CLOCK SPEED CONTROL ASYNCHRONOUS SAMPLE RATE CONVERTERS LOW POWER MODES CONTROL PORT BURST MODE COMMUNICATION READING AND WRITING TO MEMORIES I2C PORT Addressing I2C Read and Write Operations SPI PORT R/ Subaddress Data Bytes MULTIPURPOSE PINS Interrupts Pin Controls SERIAL DATA PORT APPLICATIONS INFORMATION POWER SUPPLY BYPASS CAPACITORS LAYOUT GROUNDING PCB STACKUP REGISTER SUMMARY REGISTER DETAILS ANALOG DEVICES VENDOR ID REGISTER DEVICE ID REGISTERS REVISION CODE REGISTER ADC, DAC, AND HEADPHONE POWER CONTROLS REGISTER PLL, MICROPHONE BIAS, AND PGA POWER CONTROLS REGISTER DIGITAL MICROPHONE POWER CONTROLS REGISTER SERIAL PORT, PDM OUTPUT, AND DIGITAL MICROPHONE CLOCK POWER CONTROLS REGISTER DSP POWER CONTROLS REGISTER ASRC POWER CONTROLS REGISTER INTERPOLATOR POWER CONTROLS REGISTER DECIMATOR POWER CONTROLS REGISTER STATE RETENTION CONTROLS REGISTER CHIP POWER CONTROL REGISTER CLOCK CONTROL REGISTER PLL INPUT DIVIDER REGISTER PLL FEEDBACK INTEGER DIVIDER (MSBs) REGISTER PLL FEEDBACK INTEGER DIVIDER (LSBs) REGISTER PLL FRACTIONAL NUMERATOR VALUE (MSBs) REGISTER PLL FRACTIONAL NUMERATOR VALUE (LSBs) REGISTER PLL FRACTIONAL DENOMINATOR (MSBs) REGISTER PLL FRACTIONAL DENOMINATOR (LSBs) REGISTER PLL UPDATE REGISTER ADC SAMPLE RATE CONTROL REGISTER ADC IBIAS CONTROLS REGISTER ADC HIGH-PASS FILTER CONTROL REGISTER ADC MUTE AND COMPENSATION CONTROL REGISTER ANALOG INPUT PRECHARGE TIME REGISTER ADC CHANNEL MUTES REGISTER ADC CHANNEL 0 VOLUME CONTROL REGISTER ADC CHANNEL 1 VOLUME CONTROL REGISTER PGA CHANNEL 0 GAIN CONTROL MSBs, MUTE, BOOST, AND SLEW REGISTER PGA CHANNEL 0 GAIN CONTROL LSBs REGISTER PGA CHANNEL 1 GAIN CONTROL MSBs, MUTE, BOOST, AND SLEW REGISTER PGA CHANNEL 1 GAIN CONTROL LSBs REGISTER PGA SLEW RATE AND GAIN LINK REGISTER MICROPHONE BIAS LEVEL AND CURRENT REGISTER DMIC CLOCK RATE CONTROL REGISTER DIGITAL MICROPHONE CHANNEL 0 AND CHANNEL 1 RATE, ORDER, MAPPING, AND EDGE CONTROL REGISTER DIGITAL MICROPHONE CHANNEL 2 AND CHANNEL 3 RATE, ORDER, MAPPING, AND EDGE CONTROL REGISTER DMIC VOLUME OPTIONS REGISTER DIGITAL MICROPHONE CHANNEL MUTE CONTROLS REGISTER DIGITAL MICROPHONE CHANNEL 0 VOLUME CONTROL REGISTER DIGITAL MICROPHONE CHANNEL 1 VOLUME CONTROL REGISTER DIGITAL MICROPHONE CHANNEL 2 VOLUME CONTROL REGISTER DIGITAL MICROPHONE CHANNEL 3 VOLUME CONTROL REGISTER DAC SAMPLE RATE, FILTERING, AND POWER CONTROLS REGISTER DAC VOLUME LUNK, HIGH-PASS FILTER, AND MUTE CONTROLS REGISTER DAC CHANNEL 0 VOLUME REGISTER DAC CHANNEL 0 ROUTING REGISTER HEADPHONE CONTROL REGISTER FAST TO SLOW DECIMATOR SAMPLE RATES CHANNEL 0 AND CHANNEL 1 REGISTER FAST TO SLOW DECIMATOR SAMPLE RATES CHANNEL 2 AND CHANNEL 3 REGISTER FAST TO SLOW DECIMATOR SAMPLE RATES CHANNEL 4 AND CHANNEL 5 REGISTER FAST TO SLOW DECIMATOR SAMPLE RATES CHANNEL 6 AND CHANNEL 7 REGISTER FAST TO SLOW DECIMATOR CHANNEL 0 INPUT ROUTING REGISTER FAST TO SLOW DECIMATOR CHANNEL 1 INPUT ROUTING REGISTER FAST TO SLOW DECIMATOR CHANNEL 2 INPUT ROUTING REGISTER FAST TO SLOW DECIMATOR CHANNEL 3 INPUT ROUTING REGISTER FAST TO SLOW DECIMATOR CHANNEL 4 INPUT ROUTING REGISTER FAST TO SLOW DECIMATOR CHANNEL 5 INPUT ROUTING REGISTER FAST TO SLOW DECIMATOR CHANNEL 6 INPUT ROUTING REGISTER FAST TO SLOW DECIMATOR CHANNEL 7 INPUT ROUTING REGISTER SLOW TO FAST INTERPOLATOR SAMPLE RATES CHANNEL 0/CHANNEL 1 REGISTER SLOW TO FAST INTERPOLATOR SAMPLE RATES CHANNEL 2/CHANNEL 3 REGISTER SLOW TO FAST INTERPOLATOR SAMPLE RATES CHANNEL 4/CHANNEL 5 REGISTER SLOW TO FAST INTERPOLATOR SAMPLE RATES CHANNEL 6/CHANNEL 7 REGISTER SLOW TO FAST INTERPOLATOR CHANNEL 0 INPUT ROUTING REGISTER SLOW TO FAST INTERPOLATOR CHANNEL 1 INPUT ROUTING REGISTER SLOW TO FAST INTERPOLATOR CHANNEL 2 INPUT ROUTING REGISTER SLOW TO FAST INTERPOLATOR CHANNEL 3 INPUT ROUTING REGISTER SLOW TO FAST INTERPOLATOR CHANNEL 4 INPUT ROUTING REGISTER SLOW TO FAST INTERPOLATOR CHANNEL 5 INPUT ROUTING REGISTER SLOW TO FAST INTERPOLATOR CHANNEL 6 INPUT ROUTING REGISTER SLOW TO FAST INTERPOLATOR CHANNEL 7 INPUT ROUTING REGISTER INPUT ASRC CONTROL, SOURCE, AND RATE SELECTION REGISTER INPUT ASRC CHANNEL 0 AND CHANNEL 1 INPUT ROUTING REGISTER INPUT ASRC CHANNEL 2 AND CHANNEL 3 INPUT ROUTING REGISTER OUTPUT ASRC CONTROL REGISTER OUTPUT ASRC CHANNEL 0 INPUT ROUTING REGISTER OUTPUT ASRC CHANNEL 1 INPUT ROUTING REGISTER OUTPUT ASRC CHANNEL 2 INPUT ROUTING REGISTER OUTPUT ASRC CHANNEL 3 INPUT ROUTING REGISTER FastDSP RUN REGISTER FastDSP CURRENT BANK AND BANK RAMPING CONTROLS REGISTER FastDSP BANK RAMPING STOP POINT REGISTER FastDSP BANK COPYING REGISTER FastDSP FRAME RATE SOURCE REGISTER FastDSP FIXED RATE DIVISION MSBs REGISTER FastDSP FIXED RATE DIVISION LSBs REGISTER FastDSP MODULO N COUNTER FOR LOWER RATE CONDITIONAL EXECUTION REGISTER FastDSP GENERIC CONDITIONAL EXECUTION REGISTERS FastDSP SAFELOAD ADDRESS REGISTER FastDSP SAFELOAD PARAMETER 0 VALUE REGISTERS FastDSP SAFELOAD PARAMETER 1 VALUE REGISTERS FastDSP SAFELOAD PARAMETER 2 VALUE REGISTERS FastDSP SAFELOAD PARAMETER 3 VALUE REGISTERS FastDSP SAFELOAD PARAMETER 4 VALUE REGISTERS FastDSP SAFELOAD UPDATE REGISTER SigmaDSP FRAME RATE SOURCE SELECT REGISTER SigmaDSP RUN REGISTER SigmaDSP WATCHDOG CONTROLS REGISTER SigmaDSP WATCHDOG VALUE REGISTERS SigmaDSP MODULO DATA MEMORY START POSITION REGISTERS SigmaDSP FIXED FRAME RATE DIVISOR REGISTERS SigmaDSP SET INTERRUPTS REGISTER MULTIPURPOSE PIN 0/PIN 1 MODE SELECT REGISTER MULTIPURPOSE PIN 2/PIN 3 MODE SELECT REGISTER MULTIPURPOSE PIN 4/PIN 5 MODE SELECT REGISTER MULTIPURPOSE PIN 6/PIN 7 MODE SELECT REGISTER MULTIPURPOSE PIN 8/PIN 9 MODE SELECT REGISTER MULTIPURPOSE PIN 10 MODE SELECT REGISTER GENERAL-PURPOSE INPUT DEBOUNCE CONTROL AND MASTER CLOCK OUTPUT RATE SELECTION REGISTER GENERAL-PURPOSE OUTPUTS CONTROL PIN 0 TO PIN 7 REGISTER GENERAL-PURPOSE OUTPUTS CONTROL PINS 8 TO PIN 10 REGISTER FSYNC_0 PIN CONTROLS REGISTER BCLK_0 PIN CONTROLS REGISTER SDATAO_0 PIN CONTROL REGISTER SDATAI_0 PIN CONTROLS REGISTER MP3 PIN CONTROLS REGISTER MP4 PIN CONTROLS REGISTER MP5 PIN CONTROLS REGISTER MP6 PIN CONTROLS REGISTER DMIC_CLK0 PIN CONTROLS REGISTER DMIC_CLK1 PIN CONTROLS REGISTER DMIC01 PIN CONTROLS REGISTER DMIC23 PIN CONTROLS REGISTER SDA/MISO PIN CONTROLS REGISTER IRQ SIGNALING AND CLEARING REGISTER IRQ1 MASKING REGISTERS IRQ2 MASKING REGISTERS CHIP RESETS REGISTER FastDSP CURRENT LAMBDA REGISTER CHIP STATUS 1 REGISTER CHIP STATUS 2 REGISTER GENERAL-PURPOSE INPUT READ 0 TO INPUT READ 7 REGISTER GENERAL-PURPOSE INPUT READ 8 TO INPUT READ 10 REGISTER DSP STATUS REGISTER IRQ1 STATUS 1 REGISTER IRQ1 STATUS 2 REGISTER IRQ1 STATUS 3 REGISTER IRQ2 STATUS 1 REGISTER IRQ2 STATUS 2 REGISTER IRQ2 STATUS 3 REGISTER SERIAL PORT 0 CONTROL 1 REGISTER SERIAL PORT 0 CONTROL 2 REGISTER SERIAL PORT 0 OUTPUT ROUTING SLOT 0 (LEFT) REGISTER SERIAL PORT 0 OUTPUT ROUTING SLOT 1 (RIGHT) REGISTER SERIAL PORT 0 OUTPUT ROUTING SLOT 2 REGISTER SERIAL PORT 0 OUTPUT ROUTING SLOT 3 REGISTER SERIAL PORT 0 OUTPUT ROUTING SLOT 4 REGISTER SERIAL PORT 0 OUTPUT ROUTING SLOT 5 REGISTER SERIAL PORT 0 OUTPUT ROUTING SLOT 6 REGISTER SERIAL PORT 0 OUTPUT ROUTING SLOT 7 REGISTER SERIAL PORT 0 OUTPUT ROUTING SLOT 8 REGISTER SERIAL PORT 0 OUTPUT ROUTING SLOT 9 REGISTER SERIAL PORT 0 OUTPUT ROUTING SLOT 10 REGISTER SERIAL PORT 0 OUTPUT ROUTING SLOT 11 REGISTER SERIAL PORT 0 OUTPUT ROUTING SLOT 12 REGISTER SERIAL PORT 0 OUTPUT ROUTING SLOT 13 REGISTER SERIAL PORT 0 OUTPUT ROUTING SLOT 14 REGISTER SERIAL PORT 0 OUTPUT ROUTING SLOT 15 REGISTER PDM SAMPLE RATE AND FILTERING CONTROL REGISTER PDM MUTING, HIGH-PASS, AND VOLUME OPTIONS REGISTER PDM OUTPUT CHANNEL 0 VOLUME REGISTER PDM OUTPUT CHANNEL 1 VOLUME REGISTER PDM OUTPUT CHANNEL 0 ROUTING REGISTER PDM OUTPUT CHANNEL 1 ROUTING REGISTER OUTLINE DIMENSIONS ORDERING GUIDE