Datasheet STW88N65M5, STWA88N65M5 (STMicroelectronics) - 4

link to page 9
Electrical characteristics STW88N65M5, STWA88N65M5 2 Electrical characteristics
(TC = 25 °C unless otherwise specified)
Table 4. On /off states Symbol Parameter Test conditions Min. Typ. Max. Unit
Drain-source V(BR)DSS V breakdown voltage GS = 0, ID = 1 mA 650 V VGS = 0, VDS = 650 V 1 µA Zero gate voltage IDSS drain current VGS = 0, VDS = 650 V, 100 µA TC=125 °C Gate-body leakage IGSS V current DS = 0, VGS = ± 25 V ± 100 nA VGS(th) Gate threshold voltage VDS = VGS, ID = 250 µA 3 4 5 V Static drain-source RDS(on) V on- resistance GS = 10 V, ID = 42 A 0.024 0.029 Ω
Table 5. Dynamic Symbol Parameter Test conditions Min. Typ. Max. Unit
Ciss Input capacitance - 8825 - pF C V oss Output capacitance GS = 0, VDS = 100 V, - 223 - pF f = 1 MHz Reverse transfer Crss - 11 - pF capacitance Equivalent C (1) o(tr) capacitance time VGS = 0, VDS = 0 to 520 V - 778 - pF related Equivalent C (2) o(er) capacitance energy VGS = 0, VDS = 0 to 520 V - 202 - pF related Intrinsic gate RG f = 1 MHz open drain - 1.79 - Ω resistance Qg Total gate charge V - 204 - nC DD = 520 V, ID = 42 A, Q V gs Gate-source charge GS = 10 V - 51 - nC (see Figure 16) Qgd Gate-drain charge - 84 - nC 1. Co(tr) is a constant capacitance value that gives the same charging time as Coss while VDS is rising from 0 to 80% VDSS. 2. Co(er) is a constant capacitance value that gives the same stored energy as Coss while VDS is rising from 0 to 80% VDSS. 4/16 DocID022522 Rev 5 Document Outline Figure 1. Internal schematic diagram Table 1. Device summary 1 Electrical ratings Table 2. Absolute maximum ratings Table 3. Thermal data 2 Electrical characteristics Table 4. On /off states Table 5. Dynamic Table 6. Switching times Table 7. Source drain diode 2.1 Electrical characteristics (curves) Figure 2. Safe operating area Figure 3. Thermal impedance Figure 4. Output characteristics Figure 5. Transfer characteristics Figure 6. Gate charge vs gate-source voltage Figure 7. Static drain-source on resistance Figure 8. Capacitance variations Figure 9. Output capacitance stored energy Figure 10. Normalized gate threshold voltage vs temperature Figure 11. Normalized on-resistance vs temperature Figure 12. Source-drain diode forward characteristics Figure 13. Normalized V(BR)DSS vs temperature Figure 14. Switching losses vs gate resistance 3 Test circuits Figure 15. Switching times test circuit for resistive load Figure 16. Gate charge test circuit Figure 17. Test circuit for inductive load switching and diode recovery times Figure 18. Unclamped inductive load test circuit Figure 19. Unclamped inductive waveform Figure 20. Switching time waveform 4 Package mechanical data Figure 21. TO-247 drawing Table 8. TO-247 mechanical data Figure 22. TO-247 long leads drawing Table 9. TO-247 long leads mechanical data 5 Revision history Table 10. Document revision history