Datasheet ADP5070 (Analog Devices) - 2

FabricanteAnalog Devices
Descripción1 A/0.6 A, DC-to-DC Switching Regulator with Independent Positive and Negative Outputs
Páginas / Página27 / 2 — ADP5070. Data Sheet. TABLE OF CONTENTS. REVISION HISTORY 3/2019—Rev. C to …
RevisiónD
Formato / tamaño de archivoPDF / 919 Kb
Idioma del documentoInglés

ADP5070. Data Sheet. TABLE OF CONTENTS. REVISION HISTORY 3/2019—Rev. C to Rev. D. 6/2018—Rev. B to Rev. C

ADP5070 Data Sheet TABLE OF CONTENTS REVISION HISTORY 3/2019—Rev C to Rev D 6/2018—Rev B to Rev C

Línea de modelo para esta hoja de datos

Versión de texto del documento

link to page 1 link to page 1 link to page 1 link to page 1 link to page 2 link to page 3 link to page 5 link to page 5 link to page 5 link to page 6 link to page 8 link to page 14 link to page 14 link to page 14 link to page 14 link to page 14 link to page 14 link to page 15 link to page 15 link to page 15 link to page 15 link to page 15 link to page 15 link to page 15 link to page 17 link to page 17 link to page 17 link to page 20 link to page 22 link to page 24 link to page 25 link to page 26 link to page 27 link to page 27
ADP5070 Data Sheet TABLE OF CONTENTS
Features .. 1 Soft Start .. 15 Applications ... 1 Slew Rate Control ... 15 Typical Application Circuit ... 1 Current-Limit Protection .. 15 General Description ... 1 Overvoltage Protection .. 15 Revision History ... 2 Thermal Shutdown .. 15 Specifications ... 3 Start-Up Sequence .. 15 Absolute Maximum Ratings .. 5 Applications Information .. 17 Thermal Resistance .. 5 ADIsimPower Design Tool ... 17 ESD Caution .. 5 Component Selection .. 17 Pin Configurations and Function Descriptions ... 6 Loop Compensation .. 20 Typical Performance Characteristics ... 8 Common Applications .. 22 Theory of Operation .. 14 Super Low Noise With Optional LDOs... 24 PWM Mode ... 14 SEPIC Step-Up/Step-Down Operation ... 25 PSM Mode ... 14 Layout Considerations ... 26 Undervoltage Lockout (UVLO) ... 14 Outline Dimensions ... 27 Oscillator and Synchronization .. 14 Ordering Guide .. 27 Internal Regulators ... 14 Precision Enabling .. 15
REVISION HISTORY 3/2019—Rev. C to Rev. D
Added Figure 3, Renumbered Sequential y ... 6 Changes to Figure 48 .. 24 Changes to Figure 29 Caption and Figure 32 Caption .. 11 Changes to Figure 37 Caption to Figure 39 Caption ... 13
6/2018—Rev. B to Rev. C
Changes to Internal Regulators Section .. 14 Changes to Figure 34, Figure 35, and Figure 36 ... 13 Change to Soft Start Section ... 15 Changes to Output Capacitors Section, Soft Start Resistor Section,
7/2017—Rev. A to Rev. B
and Diodes Section... 18 Changes to Table 10 and Table 11 .. 23 Changes to Figure 50 Caption .. 26 Updated Outline Dimensions ... 27 Added Figure 51 ... 26 Changes to Ordering Guide .. 27 Updated Outline Dimensions ... 27 Changes to Ordering Guide .. 27
6/2015—Rev. 0 to Rev. A
Added 20-Lead TSSOP .. Universal
2/2015—Revision 0: Initial Version
Changes to Table 3 and Table 4 ... 5 Rev. D | Page 2 of 27 Document Outline FEATURES APPLICATIONS TYPICAL APPLICATION CIRCUIT GENERAL DESCRIPTION TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS THERMAL RESISTANCE ESD CAUTION PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS THEORY OF OPERATION PWM MODE PSM MODE UNDERVOLTAGE LOCKOUT (UVLO) OSCILLATOR AND SYNCHRONIZATION INTERNAL REGULATORS PRECISION ENABLING SOFT START SLEW RATE CONTROL CURRENT-LIMIT PROTECTION OVERVOLTAGE PROTECTION THERMAL SHUTDOWN START-UP SEQUENCE APPLICATIONS INFORMATION ADIsimPOWER DESIGN TOOL COMPONENT SELECTION Feedback Resistors Output Capacitors Input Capacitor VREG Capacitor VREF Capacitor Soft Start Resistor Diodes Inductor Selection for the Boost Regulator Inductor Selection for the Inverting Regulator LOOP COMPENSATION Boost Regulator Inverting Regulator COMMON APPLICATIONS SUPER LOW NOISE WITH OPTIONAL LDOS SEPIC STEP-UP/STEP-DOWN OPERATION LAYOUT CONSIDERATIONS OUTLINE DIMENSIONS ORDERING GUIDE