Datasheet ADL5246 (Analog Devices)

3 GHz Variable Gain LNA with Integrated ½ W Driver Amplifier Data Sheet ADL5246 FEATURES GENERAL DESCRIPTION RF output frequency range: 0.6 GHz to 3 GHz
The ADL5246 is a high performance, low noise variable gain
Output IP3: 37 dBm at 2.2 GHz
amplifier (VGA) optimized for multistandard base station receivers
Output P1dB: 28 dBm at 2.2 GHz
and point to point receive (Rx) and transmit (Tx) applications. The
Noise figure of input amplifier: 1 dB at 2.2 GHz
low noise figure and excellent linearity performance allow the
Maximum gain: 31.5 dB at 2.2 GHz
device to be used in a variety of applications.
Voltage variable attenuation range: 45 dB
The device consists of a low noise amplifier, a high linearity
0 V to 3.3 V attenuation control range
VGA, and a ½ W output driver stage. The variable attenuator
Integrated bypass switch for low noise VGA
networks are optimized to provide high linearity performance
Matched 50 Ω input stage
over the 45 dB gain control range. Gain is set using a unipolar
3.3 V to 5 V single supply
control voltage from 0 V to 3.3 V. The output stage of the ADL5246
32-lead, 5 mm × 5 mm LFCSP package
is an externally tuned ½ W driver amplifier, which allows the
APPLICATIONS
device to be optimized anywhere between the 0.6 GHz to 3 GHz
Multistandard radio receivers
range, with an average tuning bandwidth of 200 MHz wide. An
Point to point Rx and Tx
external filter can be used between the VGA and the final driver
Instrumentation
amplifier. The ADL5246 can be biased between 3.3 V and 5 V to
Military and aerospace
trade off between performance and power consumption. The ADL5246 is fabricated on an advanced GaAs process. The device is available in a 32-lead, RoHS compliant, 5 mm × 5 mm LFCSP and thermally rated to operate over the −40°C to +105°C temperature range.
FUNCTIONAL BLOCK DIAGRAM 1 2 2 T 1 2 1 1 2 IN IN U 3 S S A W A O IN O IN O G S G F F F P P V VSW V V R R V R V 6 13 30 15 16 18 21 11 28 RFOUT1 32 AMP3 26 RFOUT3 AMP1 VVA1 VVA2 RFIN1 2 AMP2 ADL5246 4 5 7 8 9 12 14 17 19 22 1 3 10 20 23 24 25 27 29 31
-001
EP NIC GND
2233 1 Figure 1.
Rev. A Document Feedback Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Tel: 781.329.4700 ©2014–2015 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. Technical Support www.analog.com
Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION FUNCTIONAL BLOCK DIAGRAM REVISION HISTORY SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS THERMAL RESISTANCE ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS TERMINOLOGY THEORY OF OPERATION BASIC CONNECTIONS Amplifier 1 (AMP1) Amplifier 2 (AMP2) Amplifier 3 (AMP3) Gain Control Amplifier 3 Matching ERROR VECTOR MAGNITUDE (EVM) PERFORMANCE THERMAL INFORMATION AND RECOMMENDED PCB LAND PATTERN FULL CHAIN OPERATION CONSIDERATIONS EVALUATION BOARD CHARACTERIZATION INFORMATION OUTLINE DIMENSIONS ORDERING GUIDE