Datasheet AD9690 (Analog Devices) - 5

Data Sheet AD9690 SPECIFICATIONS DC SPECIFICATIONS
AVDD1 = 1.25 V, AVDD2 = 2.5 V, AVDD3 = 3.3 V, AVDD1_SR = 1.25 V, DVDD = 1.25 V, DRVDD = 1.25 V, SPIVDD = 1.8 V, specified maximum sampling rate for each speed grade, AIN = −1.0 dBFS, clock divider = 2, default SPI settings, TA = 25°C, unless otherwise noted.
Table 1. AD9690-500 AD9690-1000 Parameter Temperature Min Typ Max Min Typ Max Unit
RESOLUTION Full 14 14 Bits ACCURACY No Missing Codes Full Guaranteed Guaranteed Offset Error Full −0.3 0 +0.3 −0.31 0 +0.31 % FSR Gain Error Full −6 0 +6 −6 0 +6 % FSR Differential Nonlinearity (DNL) Full −0.6 ±0.5 +0.7 −0.7 ±0.5 +0.8 LSB Integral Nonlinearity (INL) Full −4.5 ±2.5 +5.0 −5.7 ±2.5 +6.9 LSB TEMPERATURE DRIFT Offset Error 25°C −9 −14 ppm/°C Gain Error 25°C ±25 ±13.8 ppm/°C INTERNAL VOLTAGE REFERENCE Voltage Full 1.0 1.0 V INPUT-REFERRED NOISE VREF = 1.0 V 25°C 2.06 2.63 LSB rms ANALOG INPUTS Differential Input Voltage Range (Programmable) Full 1.46 2.06 2.06 1.46 1.70 1.94 V p-p Common-Mode Voltage (VCM) 25°C 2.05 2.05 V Differential Input Capacitance 25°C 1.5 1.5 pF Analog Input Full Power Bandwidth 25°C 2 2 GHz POWER SUPPLY AVDD1 Full 1.22 1.25 1.28 1.22 1.25 1.28 V AVDD2 Full 2.44 2.5 2.56 2.44 2.5 2.56 V AVDD3 Full 3.2 3.3 3.4 3.2 3.3 3.4 V AVDD1_SR Full 1.22 1.25 1.28 1.22 1.25 1.28 V DVDD Full 1.22 1.25 1.28 1.22 1.25 1.28 V DRVDD Full 1.22 1.25 1.28 1.22 1.25 1.28 V SPIVDD Full 1.7 1.8 3.4 1.7 1.8 3.4 V IAVDD1 Full 245 286 370 409 mA IAVDD2 Full 279 343 370 456 mA IAVDD3 Full 61 75 83 100 mA IAVDD1_SR Full 16 18 15 18 mA I 1 DVDD Full 73 107 129 159 mA I 1 DRVDD Full 109 181 147 175 mA ISPIVDD Full 5 6 5 6 mA POWER CONSUMPTION Total Power Dissipation (Including Output Drivers)1 Full 1.5 2.0 W Power-Down Dissipation Full 600 700 mW Standby2 Full 900 1100 mW 1 Default mode. No DDCs used. 500 MSPS is L = 2, M = 1, and F = 1; 1000 MSPS is L = 4, M = 1, and F = 1. Power dissipation on DRVDD changes with lane rate and number of lanes used. Care must be taken to ensure that the serial line rate for a given configuration is within the supported range of 3.125 Gbps to 12.5 Gbps. 2 Can be controlled by the SPI. Rev. B | Page 5 of 78 Document Outline Features Applications Functional Block Diagram Product Highlights Revision History General Description Specifications DC Specifications AC Specifications Digital Specifications Switching Specifications Timing Specifications Timing Diagrams Absolute Maximum Ratings Thermal Characteristics ESD Caution Pin Configuration and Function Descriptions Typical Performance Characteristics AD9690-1000 AD9690-500 Equivalent Circuits Theory of Operation ADC Architecture Analog Input Considerations Differential Input Configurations Input Common Mode Analog Input Buffer Controls and SFDR Optimization Input Buffer Control Registers (0x018, 0x019, 0x01A, 0x935, 0x934, 0x11A) Absolute Maximum Input Swing Voltage Reference Clock Input Considerations Clock Duty Cycle Considerations Input Clock Divider Input Clock Divider ½ Period Delay Adjust Clock Fine Delay Adjust Clock Jitter Considerations Power-Down/Standby Mode Temperature Diode ADC Overrange and Fast Detect ADC Overrange Fast Threshold Detection (FD) Signal Monitor SPORT Over JESD204B Digital Downconverter (DDC) DDC I/Q Input Selection DDC I/Q Output Selection DDC General Description Frequency Translation General Description Variable IF Mode 0 Hz IF (ZIF) Mode fS/4 Hz IF Mode Test Mode DDC NCO Plus Mixer Loss and SFDR Numerically Controlled Oscillator Setting Up the NCO FTW and POW NCO Synchronization Mixer FIR Filters General Description Half-Band Filters HB4 Filter HB3 Filter HB2 Filter HB1 Filter DDC Gain Stage DDC Complex—Real Conversion DDC Example Configurations Digital Outputs Introduction to the JESD204B Interface JESD204B Overview Functional Overview Transport Layer Data Link Layer Physical Layer JESD204B Link Establishment Code Group Synchronization (CGS) and SYNCINB± Initial Lane Alignment Sequence (ILAS) User Data and Error Detection 8-Bit/10-Bit Encoder Physical Layer (Driver) Outputs Digital Outputs, Timing, and Controls De-Emphasis Phase-Locked Loop JESD204B Tx Converter Mapping Configuring the JESD204B Link Multichip Synchronization SYSREF± Setup/Hold Window Monitor Test Modes ADC Test Modes JESD204B Block Test Modes Transport Layer Sample Test Mode Interface Test Modes Data Link Layer Test Modes Serial Port Interface Configuration Using the SPI Hardware Interface SPI Accessible Features Memory Map Reading the Memory Map Register Table Open and Reserved Locations Default Values Logic Levels SPI Soft Reset Memory Map Register Table Applications Information Power Supply Recommendations Exposed Pad Thermal Heat Slug Recommendations AVDD1_SR (Pin 57) and AGND (Pin 56 and Pin 60) Outline Dimensions Ordering Guide