Datasheet ADA4625-1, ADA4625-2 (Analog Devices) - 8

FabricanteAnalog Devices
Descripción36 V, 18 MHz, Low Noise, Fast Settling Single Supply, RRO, JFET Op Amp
Páginas / Página35 / 8 — ADA4625-1/. ADA4625-2. Data Sheet. PIN CONFIGURATIONS AND FUNCTION …
RevisiónA
Formato / tamaño de archivoPDF / 1.3 Mb
Idioma del documentoInglés

ADA4625-1/. ADA4625-2. Data Sheet. PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS. NC 1 ADA4625-1 8 NC. –IN 2. 7 V+. +IN 3. 6 OUT. TOP VIEW

ADA4625-1/ ADA4625-2 Data Sheet PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS NC 1 ADA4625-1 8 NC –IN 2 7 V+ +IN 3 6 OUT TOP VIEW

Línea de modelo para esta hoja de datos

Versión de texto del documento

ADA4625-1/ ADA4625-2 Data Sheet PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS NC 1 ADA4625-1 8 NC –IN 2 7 V+ +IN 3 6 OUT TOP VIEW V– 4 (Not to Scale) 5 NC NOTES 1. NC = NO CONNECTION. DO NOT CONNECT TO THIS PIN.
002
2. EXPOSED PAD. CONNECT THE EXPOSED PAD TO GND, V+ OR V– PLANE, OR LEAVE IT FLOATING.
15893- Figure 3. ADA4625-1 Pin Configuration
Table 6. Pin Function Descriptions, ADA4625-1 Pin No. Mnemonic Description
1, 5, 8 NC No Connection. Do not connect to these pins. 2 −IN Inverting Input Pin. 3 +IN Noninverting Input Pin. 4 V− Negative Supply Voltage Pin. 6 OUT Output Pin. 7 V+ Positive Supply Voltage Pin. EPAD Exposed Pad. Connect the exposed pad to GND, V+ or V− plane, or leave it floating.
OUT A 1 ADA4625-2 8 V+ –IN A 2 7 OUT B +IN A 3 6 –IN B TOP VIEW V– 4 (Not to Scale) 5 +IN B NOTES
101
1. EXPOSED PAD. CONNECT THE EXPOSED PAD TO GND, V+ OR V– PLANE, OR LEAVE IT FLOATING.
15893- Figure 4. ADA4625-2 Pin Configuration
Table 7. Pin Function Descriptions, ADA4625-2 Pin No. Mnemonic Description
1 OUT A Output Pin for Channel A. 2 −IN A Inverting Input Pin for Channel A. 3 +IN A Noninverting Input Pin for Channel A. 4 V− Negative Supply Voltage Pin. 5 +IN B Noninverting Input Pin for Channel B. 6 −IN B Inverting Input Pin for Channel B. 7 OUT B Output Pin for Channel B. 8 V+ Positive Supply Voltage Pin. EPAD Exposed Pad. Connect the exposed pad to GND, V+ or V− plane, or leave it floating. Rev. A | Page 8 of 35 Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION PIN CONFIGURATION TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS ELECTRICAL CHARACTERISTICS—±18 V OPERATION ELECTRICAL CHARACTERISTICS—5 V OPERATION ABSOLUTE MAXIMUM RATINGS THERMAL RESISTANCE ESD CAUTION PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS THEORY OF OPERATION INPUT AND GAIN STAGES OUTPUT STAGE NO PHASE INVERSION SUPPLY CURRENT APPLICATIONS INFORMATION ACTIVE LOOP FILTER FOR PHASE-LOCKED LOOPS (PLLS) PLL Basic Loop Filter ADA4625-1 ADVANTAGES AND DESIGN EXAMPLE TRANSIMPEDANCE AMPLIFIER Design Example DAC OUTPUT DRIVER RECOMMENDED POWER SOLUTION INPUT OVERVOLTAGE PROTECTION DRIVING CAPACITIVE LOADS THERMAL MANAGEMENT TYPICAL APPLICATIONS OUTLINE DIMENSIONS ORDERING GUIDE