Datasheet AD7923-EP (Analog Devices) - 9

Enhanced Product AD7923-EP OUTLINE DIMENSIONS 5.10 5.00 4.90 16 9 4.50 6.40 4.40 BSC 4.30 1 8 PIN 1 1.20 MAX 0.15 0.20 0.05 0.09 0.75 8° 0.60 0.30 0.65 0° 0.19 SEATING 0.45 BSC PLANE COPLANARITY 0.10 COMPLIANT TO JEDEC STANDARDS MO-153-AB
Figure 8. 16-Lead Thin Shrink Small Outline Package [TSSOP] (RU-16) Dimensions shown in millimeters
ORDERING GUIDE Package Model1 Temperature Range Linearity Error (LSB)2 Package Description Option
AD7923SRU-EP −55°C to +125°C ±1 16-Lead Thin Shrink Small Outline Package [TSSOP] RU-16 AD7923SRU-EP-RL7 −55°C to +125°C ±1 16-Lead Thin Shrink Small Outline Package [TSSOP] RU-16 AD7923SRUZ-EP −55°C to +125°C ±1 16-Lead Thin Shrink Small Outline Package [TSSOP] RU-16 AD7923SRUZ-EP-RL7 −55°C to +125°C ±1 16-Lead Thin Shrink Small Outline Package [TSSOP] RU-16 1 Z = RoHS Compliant Part 2 Linearity error refers to integral linearity error.
©2011–2018 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D10190-0-4/18(A)
Rev. A | Page 9 of 9 Document Outline Features Enhanced Product Features Applications General Description Functional Block Diagram Product Highlights Table of Contents Revision History Specifications Timing Specifications Absolute Maximum Ratings ESD Caution Pin Configuration and Function Description Typical Performance Characteristics Outline Dimensions Ordering Guide