Datasheet ADuM3221-EP (Analog Devices) - 3

FabricanteAnalog Devices
DescripciónIsolated 4 A Dual-Channel Gate Driver
Páginas / Página12 / 3 — Enhanced Product. ADuM3221-EP. SPECIFICATIONS ELECTRICAL …
Formato / tamaño de archivoPDF / 693 Kb
Idioma del documentoInglés

Enhanced Product. ADuM3221-EP. SPECIFICATIONS ELECTRICAL CHARACTERISTICS—5 V OPERATION. Table 1. Parameter. Symbol. Min. Typ. Max. Unit

Enhanced Product ADuM3221-EP SPECIFICATIONS ELECTRICAL CHARACTERISTICS—5 V OPERATION Table 1 Parameter Symbol Min Typ Max Unit

Línea de modelo para esta hoja de datos

Versión de texto del documento

link to page 9 link to page 9 link to page 7
Enhanced Product ADuM3221-EP SPECIFICATIONS ELECTRICAL CHARACTERISTICS—5 V OPERATION
All voltages are relative to their respective ground. 4.5 V ≤ VDD1 ≤ 5.5 V, 7.6 V ≤ VDD2 ≤ 18 V, unless stated otherwise. All minimum/ maximum specifications apply over TJ = −55°C to +125°C. All typical specifications are at TJ = 25°C, VDD1 = 5 V, VDD2 = 10 V. Switching specifications are tested with CMOS signal levels.
Table 1. Parameter Symbol Min Typ Max Unit Test Conditions/Comments
DC SPECIFICATIONS Input Supply Current, Two Channels, Quiescent IDDI(Q) 1.2 1.5 mA Output Supply Current, Two Channels, Quiescent IDDO(Q) 4.7 10 mA Total Supply Current, Two Channels1 DC to 1 MHz VDD1 Supply Current IDD1(Q) 1.4 1.7 mA DC to 1 MHz logic signal frequency VDD2 Supply Current IDD2(Q) 11 17 mA DC to 1 MHz logic signal frequency Input Currents IIA, IIB −10 +0.01 +10 µA 0 V ≤ VIA, VIB ≤ VDD1 Logic High Input Threshold VIH 0.7 × VDD1 V Logic Low Input Threshold VIL 0.3 × VDD1 V Logic High Output Voltages V 2 3 OAH, VOBH VDD2 − 0.1 VDD2 V IOx = −20 mA, VIx = VIxH Logic Low Output Voltages V 2 4 OAL, VOBL 0.0 0.15 V IOx = +20 mA, VIx = VIxL Undervoltage Lockout, VDD2 Supply Positive Going Threshold VDD2UV+ 7.0 7.5 V Negative Going Threshold VDD2UV− 6.0 6.5 V Hysteresis VDD2UVH 0.5 V Output Short-Circuit Pulsed Current5 IOA(SC), IOB(SC) 2.0 4.0 A VDD2 = 10 V Output Pulsed Source Resistance ROA, ROB 0.3 1.3 3.0 Ω VDD2 = 10 V Output Pulsed Sink Resistance ROA, ROB 0.3 0.9 3.0 Ω VDD2 = 10 V SWITCHING SPECIFICATIONS Pulse Width6 PW 50 ns CL = 2 nF, VDD2 = 10 V Data Rate7 1 MHz CL = 2 nF, VDD2 = 10 V Propagation Delay8 tDLH, tDHL 35 45 60 ns CL = 2 nF, VDD2 = 10 V tDLH, tDHL 36 50 68 ns CL = 2 nF, VDD2 = 7.6 V Propagation Delay Skew9 tPSK 12 ns CL = 2 nF, VDD2 = 10 V Channel to Channel Matching10 tPSKCD 1 5 ns CL = 2 nF, VDD2 = 10 V tPSKCD 1 7 ns CL = 2 nF, VDD2 = 7.6 V Output Rise/Fall Time (10% to 90%) tR/tF 14 20 25 ns CL = 2 nF, VDD2 = 10 V Dynamic Input Supply Current per Channel IDDI(D) 0.05 mA/Mbps VDD2 = 10 V Dynamic Output Supply Current per Channel IDDO(D) 1.5 mA/Mbps VDD2 = 10 V Refresh Rate fr 1.2 Mbps 1 The supply current values for both channels are combined when running at identical data rates. Output supply current values are specified with no output load present. See Figure 8 and Figure 9 for total VDD1 and VDD2 supply currents as a function of frequency. 2 IOx is the Channel x output current, where x = A or B. 3 VIxH is the input side logic high. 4 VIxL is the input side logic low. 5 Short-circuit duration less than 1 µs. Average power must conform to the limit shown in the Absolute Maximum Ratings section. 6 The minimum pulse width is the shortest pulse width at which the specified timing parameter is guaranteed. 7 The maximum data rate is the fastest data rate at which the specified timing parameter is guaranteed. 8 tDLH propagation delay is measured from the time of the input rising logic high threshold, VIH, to the output rising 10% threshold of the VOx signal. tDHL propagation delay is measured from the input falling logic low threshold, VIL, to the output falling 90% threshold of the VOx signal. 9 tPSK is the magnitude of the worst case difference in tDLH and/or tDHL that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions. 10 Channel to channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Rev. 0 | Page 3 of 12 Document Outline FEATURES ENHANCED PRODUCT FEATURES APPLICATIONS GENERAL DESCRIPTION FUNCTIONAL BLOCK DIAGRAM TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS ELECTRICAL CHARACTERISTICS—5 V OPERATION ELECTRICAL CHARACTERISTICS—3.3 V OPERATION PACKAGE CHARACTERISTICS REGULATORY INFORMATION INSULATION AND SAFETY RELATED SPECIFICATIONS DIN V VDE V 0884-10 (VDE V 0884-10) INSULATION CHARACTERISTICS RECOMMENDED OPERATING CONDITIONS ABSOLUTE MAXIMUM RATINGS ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS OUTLINE DIMENSIONS ORDERING GUIDE