Datasheet HVLED001B (STMicroelectronics) - 5
Fabricante | STMicroelectronics |
Descripción | DS12748: High power factor flyback controller with constant voltage primary-sensing and ultra-low standby consumption |
Páginas / Página | 33 / 5 — HVLED001B. Typical application - HPF flyback. Figure 2. Primary side … |
Revisión | 1.0 |
Formato / tamaño de archivo | PDF / 1.0 Mb |
Idioma del documento | Inglés |
HVLED001B. Typical application - HPF flyback. Figure 2. Primary side regulated (PSR) application
Línea de modelo para esta hoja de datos
Versión de texto del documento
HVLED001B Typical application - HPF flyback 2 Typical application - HPF flyback Figure 2. Primary side regulated (PSR) application
9RXW 1S 1V 5HFWLILHU '6HF %ULGJH &LQ 9LQ &FO 5FO (0, &RXW 5PLQ ILOWHU 'FO 5YFF 'YFF 1DX[ ']FG 5VX &VX Nȍ +968 9&& ']9FF 5]FG 5IE =&' )% &YFF 'JG 5WRII +9/('% 5V 72)) *' 5JG *1' 2372 &6 &S 4 &V &WRII &RSWR 5FV
Figure 3. Secondary side regulated (SSR) application
1S 1V 5HFWLILHU '6HF %ULGJH &LQ ,RXW 9LQ &FO 5FO &RXW (0, Nȍ 5PLQ ILOWHU 'FO 5VKXQW 5YFF 'YFF 1DX[ 5B&& 5VX 5ELDV ']FG &VX 5B&& &B&& +968 9&& 5]FG ']9FF 5IE &95XS =&' 2& )% &YFF 'JG +9/('% 9UHIB&& 72)) *' 5JG *1' 2372 &6 4 9UHIB&9 &365 5WRII 5B&9 &B&9 &95GZ &WRII &665 5FV DS12748 Rev 1 5/33 33 Document Outline Table 1. Device summary 1 Block diagram Figure 1. Block diagram 2 Typical application - HPF flyback Figure 2. Primary side regulated (PSR) application Figure 3. Secondary side regulated (SSR) application 3 Pin settings Figure 4. Pin connection Table 2. Pin description (continued) 4 Electrical data 4.1 Absolute maximum ratings Table 3. Absolute maximum ratings 4.2 Thermal data Table 4. Thermal data 4.3 Recommended operating conditions Table 5. Recommended operating conditions 5 Electrical characteristics Table 6. Electrical characteristics (continued) 6 Typical electrical characteristic 6.1 Parameter graphs Figure 5. ICC vs. Fsw @ VCC = 15V Figure 6. VCC,on and VCC,su vs. Tj Figure 7. Icharge and Icharge,su vs. Tj Figure 8. IFB,src and IFB,snk vs. Tj Figure 9. Vbm, Vbm2 and VOPTO,dis vs. Tj Figure 10. Tbm and Tbm2 vs. Tj Figure 11. VZCD,arm and VZCD,trig vs. Tj Figure 12. VCS,lim vs. Tj Figure 13. VREF,PSR vs. Tj Figure 14. IFB vs. VZCD sample Figure 15. TBLANK,min vs. Tj Figure 16. TBLANK,var vs. Tj 7 Application information 7.1 Operating modes Figure 17. High power factor flyback - Primary side regulated constant output voltage Figure 18. High power factor flyback – Secondary side regulated application 7.1.1 Start-up mode Figure 19. Initial start-up phase 7.1.2 Ramp-up mode 7.1.3 Active mode 7.1.4 Low consumption mode 7.1.5 Stop mode 7.2 Control loop Figure 20. Control loop blocks 7.2.1 Current sense input 7.2.2 Feedback input 7.2.3 Zero current detection Figure 21. TBLANK,var time vs. TOFF voltage Figure 22. TBLANK,var time vs. TOFF voltage 7.2.4 Primary side regulation feature Figure 23. PSR E/A small signal model 7.2.5 Burst mode operation 7.3 Gate driver 7.4 IC supply management 7.4.1 VCC supply management 7.4.2 High voltage startup Table 7. HVSU operating modes 7.5 Auto restart timer (ART) 7.6 Protections 7.6.1 Over current protection (OCP) 7.6.2 Input over voltage protection (I-OVP) 7.6.3 Brownout protection (BO) 7.6.4 Over power protection (OPP) 7.6.5 Output over voltage protection (oOVP) 7.7 Disable and monitor feature 8 Package information 8.1 SSOP10 package outline Figure 24. SSOP10 package mechanical data Table 8. SSOP10 package mechanical data 9 Revision history Table 9. Document history