Datasheet ADAU1777 (Analog Devices) - 7

link to page 7 link to page 7 link to page 7
Data Sheet ADAU1777 Parameter Test Conditions/Comments Min Typ Max Unit
SNR2 20 Hz to 20 kHz With A-Weighted Filter (RMS) AVDD = 1.8 V 103 105 dB AVDD = 3.3 V 106 108 dB With Flat 20 Hz to 20 kHz Filter AVDD = 1.8 V 100 102 dB AVDD = 3.3 V 103 105 dB Interchannel Gain Mismatch 0 50 200 mdB THD + N 20 Hz to 20 kHz, −1 dBFS input dB AVDD = 1.8 V −96 −90 dB AVDD = 3.3 V −96 −90 dB Gain Error −0.1 +0.16 dB Headphone Mode Dynamic Range1 20 Hz to 20 kHz, −60 dB input With A-Weighted Filter (RMS) AVDD = 1.8 V 102 105 dB AVDD = 3.3 V 105 107 dB With Flat 20 Hz to 20 kHz Filter AVDD = 1.8 V 100 102 dB AVDD = 3.3 V 102 104 dB SNR2 20 Hz to 20 kHz With A-Weighted Filter (RMS) AVDD = 1.8 V 103 106 dB AVDD = 3.3 V 106 108 dB With Flat 20 Hz to 20 kHz Filter AVDD = 1.8 V 101 103 dB AVDD = 3.3 V 104 106 dB Interchannel Gain Mismatch 0 75 370 mdB THD + N 32 Ω Load −1 dBFS, AVDD = 1.8 V, output power = 26 mW −75 −64 dB −1 dBFS, AVDD = 3.3 V, output power = 87 mW −83 −75 dB 24 Ω Load −2 dBFS, AVDD = 1.8 V, output power = 27 mW −75 −64 dB −1 dBFS, AVDD = 3.3 V, output power = 115 mW −82 −75 dB 16 Ω Load −3 dBFS, AVDD = 1.8 V, output power = 32 mW −75 −65 dB −1 dBFS, AVDD = 3.3 V, output power = 168 mW −77 −68 dB Gain Error Headphone mode −0.25 +0.25 dB Headphone Output Power 32 Ω Load AVDD = 1.8 V, <0.1% THD + N 29.1 mW AVDD = 3.3 V, <0.1% THD + N 111.8 mW 24 Ω Load AVDD = 1.8 V, <0.1% THD + N 31.8 mW AVDD = 3.3 V, <0.1% THD + N 148.3 mW 16 Ω Load AVDD = 1.8 V, <0.1% THD + N 32.3 mW AVDD = 3.3 V, <0.1% THD + N 193.0 mW Offset Error −0.12 0 +0.08 mV Interchannel Isolation 1 kHz, 0 dBFS input signal 100 dB PSRR CM capacitor = 22 μF, 100 mV p-p at 1 kHz 73 dB ANALOG-TO-ANALOG LATENCY fS = 768 kHz 5 µs fS = 192 kHz 38 µs CM REFERENCE CM pin Common-Mode Reference Output AVDD/2 V Common-Mode Source Impedance 5 kΩ REGULATOR Line Regulation 1 mV/V Load Regulation 6 mV/mA 1 Dynamic range is the ratio of the sum of the noise and harmonic power in the band of interest with a −60 dBFS signal present vs. the full-scale power level in decibels. 2 SNR is the ratio of the sum of all noise power in the band of interest with no signal present vs. the full-scale power level in decibels. Rev. 0 | Page 7 of 108 Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION FUNCTIONAL BLOCK DIAGRAM REVISION HISTORY SPECIFICATIONS ANALOG PERFORMANCE SPECIFICATIONS CRYSTAL AMPLIFIER SPECIFICATIONS DIGITAL INPUT/OUTPUT SPECIFICATIONS POWER SUPPLY SPECIFICATIONS TYPICAL POWER MANAGEMENT SETTINGS DIGITAL FILTERS SPECIFICATIONS DIGITAL TIMING SPECIFICATIONS Digital Timing Diagrams ABSOLUTE MAXIMUM RATINGS THERMAL RESISTANCE ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS THEORY OF OPERATION SYSTEM CLOCKING AND POWER-UP CLOCK INITIALIZATION PLL Bypass Setup PLL Enabled Setup Control Port Access During Initialization PLL Input Clock Divider Integer Mode Fractional Mode CLOCK OUTPUT POWER SEQUENCING Power-Down Considerations SIGNAL ROUTING INPUT SIGNAL PATHS ANALOG INPUTS Signal Polarity Input Impedance Analog Microphone Inputs Analog Line Inputs Precharging Input Capacitors Microphone Bias DIGITAL MICROPHONE INPUT ANALOG-TO-DIGITAL CONVERTERS (ADCs) ADC Full-Scale Level Digital ADC Volume Control High-Pass Filter OUTPUT SIGNAL PATHS ANALOG OUTPUTS Headphone Output Headphone Output Power-Up Sequencing Ground Centered Headphone Configuration Pop and Click Suppression Line Outputs DIGITAL-TO-ANALOG CONVERTERS (DACs) DAC Full-Scale Level Digital DAC Volume Control PDM OUTPUT ASYNCHRONOUS SAMPLE RATE CONVERTERS SIGNAL LEVELS SIGNAL PROCESSING INSTRUCTIONS DATA MEMORY PARAMETERS CONTROL PORT BURST MODE COMMUNICATION I2C PORT Addressing I2C Read and Write Operations SPI PORT Read/Write Subaddress Data Bytes SELF BOOT EEPROM Size Cyclic Redundancy Check (CRC) Delay Boot Time MULTIPURPOSE PINS PUSH-BUTTON VOLUME CONTROLS LIMITER COMPRESSION ENABLE PARAMETER BANK SWITCHING MUTE DSP BYPASS MODE SERIAL DATA INPUT/OUTPUT PORTS TRISTATING UNUSED CHANNELS APPLICATIONS INFORMATION POWER SUPPLY BYPASS CAPACITORS LAYOUT GROUNDING PCB STACKUP LOW LATENCY REGISTER SETTINGS REGISTER SUMMARY REGISTER DETAILS CLOCK CONTROL REGISTER PLL DENOMINATOR MSB REGISTER PLL DENOMINATOR LSB REGISTER PLL NUMERATOR MSB REGISTER PLL NUMERATOR LSB REGISTER PLL INTEGER SETTING REGISTER PLL LOCK FLAG REGISTER CLKOUT SETTING SELECTION REGISTER REGULATOR CONTROL REGISTER CORE CONTROL REGISTER SLEEP ON PROGRAM ADDRESS COUNT REGISTER FILTER ENGINE AND LIMITER CONTROL REGISTER DB VALUE REGISTER 0 READ DB VALUE REGISTER 1 READ DB VALUE REGISTER 2 READ CORE CHANNEL 0/CORE CHANNEL 1 INPUT SELECT REGISTER CORE CHANNEL 2/CORE CHANNEL 3 INPUT SELECT REGISTER DAC INPUT SELECT REGISTER PDM MODULATOR INPUT SELECT REGISTER SERIAL DATA OUTPUT 0/SERIAL DATA OUTPUT 1 INPUT SELECT REGISTER SERIAL DATA OUTPUT 2/SERIAL DATA OUTPUT 3 INPUT SELECT REGISTER SERIAL DATA OUTPUT 4/SERIAL DATA OUTPUT 5 INPUT SELECT REGISTER SERIAL DATA OUTPUT 6/SERIAL DATA OUTPUT 7 INPUT SELECT REGISTER ADC_SDATA0/ADC_SDATA1 CHANNEL SELECT REGISTER OUTPUT ASRC0/OUTPUT ASRC1 SOURCE REGISTER OUTPUT ASRC2/OUTPUT ASRC3 SOURCE REGISTER INPUT ASRC CHANNEL SELECT REGISTER ADC0/ADC1 CONTROL 0 REGISTER ADC2/ADC3 CONTROL 0 REGISTER ADC0/ADC1 CONTROL 1 REGISTER ADC2/ADC3 CONTROL 1 REGISTER ADC0 VOLUME CONTROL REGISTER ADC1 VOLUME CONTROL REGISTER ADC2 VOLUME CONTROL REGISTER ADC3 VOLUME CONTROL REGISTER PGA CONTROL 0 REGISTER PGA CONTROL 1 REGISTER PGA CONTROL 2 REGISTER PGA CONTROL 3 REGISTER PGA SLEW CONTROL REGISTER PGA 10 DB GAIN BOOST REGISTER INPUT AND OUTPUT CAPACITOR CHARGING REGISTER DSP BYPASS PATH REGISTER DSP BYPASS GAIN FOR PGA0 REGISTER DSP BYPASS GAIN FOR PGA1 REGISTER MICBIAS0_1 CONTROL REGISTER DAC CONTROL REGISTER DAC0 VOLUME CONTROL REGISTER DAC1 VOLUME CONTROL REGISTER HEADPHONE OUTPUT MUTES REGISTER SERIAL PORT CONTROL 0 REGISTER SERIAL PORT CONTROL 1 REGISTER TDM OUTPUT CHANNEL DISABLE REGISTER PDM ENABLE REGISTER PDM PATTERN SETTING REGISTER MP0 FUNCTION SETTING REGISTER MP1 FUNCTION SETTING REGISTER MP2 FUNCTION SETTING REGISTER MP3 FUNCTION SETTING REGISTER MP4 FUNCTION SETTING REGISTER MP5 FUNCTION SETTING REGISTER MP6 FUNCTION SETTING REGISTER PUSH-BUTTON VOLUME SETTINGS REGISTER PUSH-BUTTON VOLUME CONTROL ASSIGNMENT REGISTER DEBOUNCE MODES REGISTER HEADPHONE LINE OUTPUT SELECT REGISTER DECIMATOR POWER CONTROL REGISTER ASRC INTERPOLATOR AND DAC MODULATOR POWER CONTROL REGISTER ANALOG BIAS CONTROL 0 REGISTER ANALOG BIAS CONTROL 1 REGISTER DIGITAL PIN PULL-UP CONTROL 0 REGISTER DIGITAL PIN PULL-UP CONTROL 1 REGISTER DIGITAL PIN PULL-DOWN CONTROL 0 REGISTER DIGITAL PIN PULL-DOWN CONTROL 1 REGISTER DIGITAL PIN DRIVE STRENGTH CONTROL 0 REGISTER DIGITAL PIN DRIVE STRENGTH CONTROL 1 REGISTER FAST RATE CONTROL REGISTER DAC INTERPOLATION CONTROL REGISTER VOLUME CONTROL BYPASS REGISTER OUTLINE DIMENSIONS ORDERING GUIDE