Datasheet ADP2116 (Analog Devices) - 6

FabricanteAnalog Devices
DescripciónConfigurable, Dual 3 A/Single 6 A, Synchronous, Step-Down DC-to-DC Regulator
Páginas / Página36 / 6 — ADP2116. Data Sheet. PIN CONFIGURATION AND FUNCTION DESCRIPTIONS. ET S. …
RevisiónB
Formato / tamaño de archivoPDF / 2.9 Mb
Idioma del documentoInglés

ADP2116. Data Sheet. PIN CONFIGURATION AND FUNCTION DESCRIPTIONS. ET S. OOD. SS1. GND 1. 24 SW1. COMP1 2. 23 SW2. FREQ 3. 22 PGND1. SCFG 4

ADP2116 Data Sheet PIN CONFIGURATION AND FUNCTION DESCRIPTIONS ET S OOD SS1 GND 1 24 SW1 COMP1 2 23 SW2 FREQ 3 22 PGND1 SCFG 4

Línea de modelo para esta hoja de datos

Versión de texto del documento

link to page 24 link to page 24 link to page 25 link to page 23
ADP2116 Data Sheet PIN CONFIGURATION AND FUNCTION DESCRIPTIONS 1 1 ET S OOD 1 1 2 3 G N N N FB V1 SS1 P EN VI VI VI 32 31 30 29 28 27 26 25 GND 1 24 SW1 COMP1 2 23 SW2 FREQ 3 22 PGND1 ADP2116 SCFG 4 21 PGND2 SYNC/CLKOUT 5 TOP VIEW 20 PGND3 (Not to Scale) OPCFG 6 19 PGND4 COMP2 7 18 SW3 VDD 8 17 SW4 9 10 11 12 13 14 15 16 2 2 2 4 5 6 D N N N FB SET SS2 EN VI VI VI V2 GOO P NOTES
03 0
1. CONNECT THE EXPOSED THERMAL PAD
6-
TO THE SIGNAL/ANALOG GROUND PLANE.
843 0 Figure 3. Pin Configuration
Table 3. Pin Function Descriptions Pin No. Mnemonic Description
1 GND Ground for the Internal Analog and Digital Circuits. Connect GND to the signal/analog ground plane before connecting to the power ground. 2 COMP1 Error Amplifier Output for Channel 1. Connect a series RC network from COMP1 to GND to compensate the control loop of Channel 1. For multiphase operation, tie COMP1 and COMP2 together. 3 FREQ Frequency Select Input. Connect this pin through a resistor to GND to set the appropriate switching frequency (see Table 5). 4 SCFG Synchronization Configuration Input. SCFG configures the SYNC/CLKOUT pin as an input or output. Tie this pin to VDD to configure SYNC/CLKOUT as an output. Tie this pin to GND to configure SYNC/CLKOUT as an input. 5 SYNC/CLKOUT External Synchronization Input/Internal Clock Output. This bidirectional pin is configured with the SCFG pin (see the Pin 4 description for details). When this pin is configured as an output, a buffered clock of twice the switching frequency with a phase shift of 90° is available on this pin. When configured as an input, this pin accepts an external clock to which the converters are synchronized. The frequency select resistor, mentioned in the description of Pin 3, must be selected to be close to the expected switching frequency for stable operation (see the Setting the Oscillator Frequency section). 6 OPCFG Operation Configuration Input. Connect this pin to VDD or through a resistor to GND to set the system mode of operation according to Table 7. This pin can be used to select a peak current limit for each power channel and to enable or disable the pulse skip mode. 7 COMP2 Error Amplifier Output for Channel 2. Connect a series RC network from COMP2 to GND to compensate the control loop of Channel 2. For multiphase operation, tie COMP1 and COMP2 together. 8 VDD Power Supply Input. The power source for the ADP2116 internal circuitry. Connect VDD and VINx with a 10 Ω resistor as close as possible to the ADP2116. Bypass VDD to GND with a 1 μF or greater capacitor. 9 FB2 Feedback Voltage Input for Channel 2. For the fixed output voltage option, connect FB2 to VOUT2. For the adjustable output voltage option, connect this pin to a resistor divider between VOUT2 and GND. The reference voltage for the adjustable output voltage option is 0.6 V. With multiphase configurations, the FB2 and FB1 pins should be tied together and then connected to VOUT. 10 V2SET Output Voltage Set Pin for Channel 2. To select a fixed output voltage option (0.8 V, 1.2 V, 1.5 V, 1.8 V, 2.5 V, or 3.3 V) for VOUT2, connect this pin through a resistor to GND (see Table 4 for details). To select an adjustable output voltage for VOUT2, connect this pin to GND through an 82 kΩ resistor or tie this pin directly to VDD depending on the output voltage desired. 11 SS2 Soft Start Input for Channel 2. Place a capacitor from SS2 to GND to set the soft start period. A 10 nF capacitor sets a 1 ms soft start period. For multiphase configuration, connect SS2 to SS1. 12 PGOOD2 Open-Drain Power-Good Output for Channel 2. Place a 100 kΩ pull-up resistor to VDD or to any other voltage that is 5.5 V or less; PGOOD2 is held low when Channel 2 is out of regulation. 13 EN2 Enable Input for Channel 2. Drive EN2 high to turn on the Channel 2 converter; drive EN2 low to turn off the Channel 2 converter. Tie EN2 to VDD for startup with VDD. When using a multiphase configuration, connect EN2 to EN1. Rev. B | Page 6 of 36 Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION TYPICAL APPLICATION CIRCUIT TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS LINE AND LOAD REGULATION SUPPLY CURRENT LOAD TRANSIENT RESPONSE BASIC FUNCTIONALITY BODE PLOTS SIMPLIFIED BLOCK DIAGRAM THEORY OF OPERATION CONTROL ARCHITECTURE UNDERVOLTAGE LOCKOUT (UVLO) ENABLE/DISABLE CONTROL SOFT START POWER GOOD PULSE SKIP MODE HICCUP MODE CURRENT LIMIT THERMAL OVERLOAD PROTECTION MAXIMUM DUTY CYCLE OPERATION SYNCHRONIZATION CONVERTER CONFIGURATION SELECTING THE OUTPUT VOLTAGE SETTING THE OSCILLATOR FREQUENCY SYNCHRONIZATION AND CLKOUT OPERATION MODE CONFIGURATION EXTERNAL COMPONENTS SELECTION ADIsimPower DESIGN TOOL INPUT CAPACITOR SELECTION VDD RC FILTER INDUCTOR SELECTION OUTPUT CAPACITOR SELECTION CONTROL LOOP COMPENSATION DESIGN EXAMPLE CHANNEL 1 CONFIGURATION AND COMPONENTS SELECTION CHANNEL 2 CONFIGURATION AND COMPONENTS SELECTION SYSTEM CONFIGURATION APPLICATION CIRCUITS POWER DISSIPATION AND THERMAL CONSIDERATIONS CIRCUIT BOARD LAYOUT RECOMMENDATIONS OUTLINE DIMENSIONS ORDERING GUIDE