Datasheet ADP2386 (Analog Devices) - 3

FabricanteAnalog Devices
Descripción20 V, 6 A, Synchronous Step-Down DC-to-DC Regulator
Páginas / Página24 / 3 — Data Sheet. ADP2386. SPECIFICATIONS. Table 1. Parameter. Symbol. Test …
RevisiónC
Formato / tamaño de archivoPDF / 860 Kb
Idioma del documentoInglés

Data Sheet. ADP2386. SPECIFICATIONS. Table 1. Parameter. Symbol. Test Conditions/Comments. Min. Typ. Max. Unit

Data Sheet ADP2386 SPECIFICATIONS Table 1 Parameter Symbol Test Conditions/Comments Min Typ Max Unit

Línea de modelo para esta hoja de datos

Versión de texto del documento

link to page 4 link to page 4 link to page 4
Data Sheet ADP2386 SPECIFICATIONS
VPVIN = 12 V, TJ = −40°C to +125°C for minimum/maximum specifications, and TA = 25°C for typical specifications, unless otherwise noted.
Table 1. Parameter Symbol Test Conditions/Comments Min Typ Max Unit
PVIN PVIN Voltage Range VPVIN 4.5 20 V Quiescent Current IQ No switching 2.4 2.9 3.6 mA Shutdown Current ISHDN EN = GND 50 80 110 µA PVIN Undervoltage Lockout Threshold UVLO PVIN rising 4.3 4.4 V PVIN falling 3.6 3.8 V FB FB Regulation Voltage VFB −40°C < TJ < 85°C 0.594 0.6 0.606 V −40°C < TJ < 125°C 0.591 0.6 0.609 V FB Bias Current IFB 0.01 0.1 µA ERROR AMPLIFIER (EA) Transconductance gm 380 480 580 µS EA Source Current ISOURCE 45 60 75 µA EA Sink Current ISINK 45 60 75 µA INTERNAL REGULATOR (VREG) VREG Voltage VVREG VPVIN = 12 V, IVREG = 50 mA 7.6 8 8.4 V Dropout Voltage VPVIN = 12 V, IVREG = 50 mA 340 mV Regulator Current Limit 62 100 137 mA SW High-Side On Resistance1 VBST − VSW = 5 V 44 70 mΩ Low-Side On Resistance1 VVREG = 8 V 11 18 mΩ High-Side Peak Current Limit 7.2 9.6 11.5 A Low-Side Negative Current-Limit2 2.5 A SW Minimum On Time tMIN_ON 125 165 ns SW Minimum Off Time tMIN_OFF 200 260 ns BST Bootstrap Voltage VBOOT 4.6 5 5.4 V OSCILLATOR (RT PIN) Switching Frequency fSW RT = 100 kΩ 540 600 660 kHz Switching Frequency Range fSW 200 1400 kHz SYNC Synchronization Range 200 1400 kHz SYNC Minimum Pulse Width 100 ns SYNC Positive Pulse Maximum Duty Cycle DMAX_SYNC 50 % SYNC Input High Voltage 1.3 V SYNC Input Low Voltage 0.4 V SS Internal Soft Start 1600 Clock cycles SS Pin Pull-Up Current ISS_UP 2.3 3.2 3.9 µA Rev. C | Page 3 of 24 Document Outline Features Applications Typical Applications Circuit General Description Table of Contents Revision History Specifications Absolute Maximum Ratings Thermal Resistance ESD Caution Pin Configuration and Function Descriptions Typical Performance Characteristics Functional Block Diagram Theory of Operation Control Scheme Precision Enable/Shutdown Internal Regulator (VREG) Bootstrap Circuitry Oscillator Synchronization Soft Start Power Good Peak Current-Limit and Short-Circuit Protection Overvoltage Protection (OVP) Undervoltage Lockout (UVLO) Thermal Shutdown Applications Information Input Capacitor Selection Output Voltage Setting Voltage Conversion Limitations Inductor Selection Output Capacitor Selection Programming the Input Voltage UVLO Compensation Design ADIsimPower Design Tool Design Example Output Voltage Setting (Design Example) Frequency Setting Inductor Selection (Design Example) Output Capacitor Selection (Design Example) Compensation Components Soft Start Time Program Input Capacitor Selection (Design Example) Recommended External Components Circuit Board Layout Recommendations Typical Applications Circuits Outline Dimensions Ordering Guide