Datasheet LT1815, LT1816, LT1817 (Analog Devices) - 8
| Fabricante | Analog Devices |
| Descripción | Quad 220MHz, 1500V/µs Operational Amplifiers with Programmable Supply Current |
| Páginas / Página | 20 / 8 — ELECTRICAL CHARACTERISTICS Note 3:. Note 4:. Note 9:. Note 5:. Note 6:. … |
| Formato / tamaño de archivo | PDF / 556 Kb |
| Idioma del documento | Inglés |
ELECTRICAL CHARACTERISTICS Note 3:. Note 4:. Note 9:. Note 5:. Note 6:. Note 10:. Note 7:. Note 8:. TYPICAL PERFORMANCE CHARACTERISTICS
Línea de modelo para esta hoja de datos
- LT1815CS5#PBF LT1815CS5#TRMPBF LT1815CS5#TRPBF LT1815CS6#PBF LT1815CS6#TRMPBF LT1815CS6#TRPBF LT1815CS8#PBF LT1815CS8#TRPBF LT1815IS5#PBF LT1815IS5#TRMPBF LT1815IS5#TRPBF LT1815IS6#PBF LT1815IS6#TRMPBF LT1815IS6#TRPBF LT1815IS8#PBF LT1815IS8#TRPBF
Versión de texto del documento
LT1815/LT1816/LT1817
ELECTRICAL CHARACTERISTICS Note 3:
A heat sink may be required to keep the junction temperature expected to meet the extended temperature limits, but are not tested at below absolute maximum when the output is shorted indefi nitely. –40°C and 85°C. The LT1815I/LT1816I/LT1817I are guaranteed to meet the
Note 4:
Input offset voltage is pulse tested and is exclusive of warm-up extended temperature limits. drift.
Note 9:
Thermal resistance (θJA) varies with the amount of PC board
Note 5:
Slew rate is measured between ±2V at the output with ±3V input metal connected to the package. The specifi ed values are for short for ±5V supplies and 2V traces connected to the leads. If desired, the thermal resistance can be P-P at the output with a 3VP-P input for single 5V supplies. substantially reduced by connecting Pin 2 of the TSOT-23, Pin 4 of the
Note 6:
Full-power bandwidth is calculated from the slew rate: SO-8 and MS8, Pin 5 of the MS10 or the underside metal of the DD package to a large metal area. FPBW = SR/2πVP
Note 10:
A resistor of 40k or less is required between the I
Note 7:
This parameter is not 100% tested. SET and V– pins of the LT1815S6 and the LT1816AMS. See the Applications Information
Note 8:
The LT1815C/LT1816C/LT1817C are guaranteed to meet specifi ed section for information on selecting a suitable resistor. performance from 0°C to 70°C and are designed, characterized and
TYPICAL PERFORMANCE CHARACTERISTICS Input Common Mode Range Input Bias Current Supply Current vs Temperature vs Supply Voltage vs Common Mode Voltage
12 V+ 0 PER AMPLIFIER TA = 25°C TA = 25°C –0.5 ΔVOS < 1mV VS = ±5V 10 –1.0 –1 –1.5 8 VS = ±5V V –2.0 S = ±2.5V 6 –2 2.0 4 1.5 SUPPLY CURRENT (mA) INPUT BIAS CURRENT (μA) –3 1.0 2 INPUT COMMON MODE RANGE (V) 0.5 0 V– –4 –50 –25 0 25 50 75 100 125 0 1 2 3 4 5 6 7 –5.0 –2.5 0 2.5 5.0 TEMPERATURE (°C) SUPPLY VOLTAGE (±V) INPUT COMMON MODE VOLTAGE (V) 181567 G01 181567 G02 181567 G03
Input Bias Current vs Temperature Input Noise Spectral Density Open-Loop Gain vs Resistive Load
0 100 10 75.0 T T A = 25°C A = 25°C V –0.4 S = ±5V INPUT CURRENT NOISE (pA/ A 72.5 V = 101 Hz) RS = 10k –0.8 70.0 in VS = ±5V –1.2 10 1 67.5 –1.6 en VS = ±2.5V VS = ±5V 65.0 –2.0 OPEN-LOOP GAIN (dB) INPUT BIAS CURRENT (μA) Hz) VS = ±2.5V –2.4 INPUT VOLTAGE NOISE (nV/ 62.5 –2.8 1 0.1 60.0 –50 –25 0 25 50 75 100 125 10 100 1k 10k 100k 100 1k 10k TEMPERATURE (°C) FREQUENCY (Hz) LOAD RESISTANCE (Ω) 181567 G06 181567 G04 181567 G05 181567fb 8
ELECTRICAL CHARACTERISTICS Note 3:
A heat sink may be required to keep the junction temperature expected to meet the extended temperature limits, but are not tested at below absolute maximum when the output is shorted indefi nitely. –40°C and 85°C. The LT1815I/LT1816I/LT1817I are guaranteed to meet the
Note 4:
Input offset voltage is pulse tested and is exclusive of warm-up extended temperature limits. drift.
Note 9:
Thermal resistance (θJA) varies with the amount of PC board
Note 5:
Slew rate is measured between ±2V at the output with ±3V input metal connected to the package. The specifi ed values are for short for ±5V supplies and 2V traces connected to the leads. If desired, the thermal resistance can be P-P at the output with a 3VP-P input for single 5V supplies. substantially reduced by connecting Pin 2 of the TSOT-23, Pin 4 of the
Note 6:
Full-power bandwidth is calculated from the slew rate: SO-8 and MS8, Pin 5 of the MS10 or the underside metal of the DD package to a large metal area. FPBW = SR/2πVP
Note 10:
A resistor of 40k or less is required between the I
Note 7:
This parameter is not 100% tested. SET and V– pins of the LT1815S6 and the LT1816AMS. See the Applications Information
Note 8:
The LT1815C/LT1816C/LT1817C are guaranteed to meet specifi ed section for information on selecting a suitable resistor. performance from 0°C to 70°C and are designed, characterized and
TYPICAL PERFORMANCE CHARACTERISTICS Input Common Mode Range Input Bias Current Supply Current vs Temperature vs Supply Voltage vs Common Mode Voltage
12 V+ 0 PER AMPLIFIER TA = 25°C TA = 25°C –0.5 ΔVOS < 1mV VS = ±5V 10 –1.0 –1 –1.5 8 VS = ±5V V –2.0 S = ±2.5V 6 –2 2.0 4 1.5 SUPPLY CURRENT (mA) INPUT BIAS CURRENT (μA) –3 1.0 2 INPUT COMMON MODE RANGE (V) 0.5 0 V– –4 –50 –25 0 25 50 75 100 125 0 1 2 3 4 5 6 7 –5.0 –2.5 0 2.5 5.0 TEMPERATURE (°C) SUPPLY VOLTAGE (±V) INPUT COMMON MODE VOLTAGE (V) 181567 G01 181567 G02 181567 G03
Input Bias Current vs Temperature Input Noise Spectral Density Open-Loop Gain vs Resistive Load
0 100 10 75.0 T T A = 25°C A = 25°C V –0.4 S = ±5V INPUT CURRENT NOISE (pA/ A 72.5 V = 101 Hz) RS = 10k –0.8 70.0 in VS = ±5V –1.2 10 1 67.5 –1.6 en VS = ±2.5V VS = ±5V 65.0 –2.0 OPEN-LOOP GAIN (dB) INPUT BIAS CURRENT (μA) Hz) VS = ±2.5V –2.4 INPUT VOLTAGE NOISE (nV/ 62.5 –2.8 1 0.1 60.0 –50 –25 0 25 50 75 100 125 10 100 1k 10k 100k 100 1k 10k TEMPERATURE (°C) FREQUENCY (Hz) LOAD RESISTANCE (Ω) 181567 G06 181567 G04 181567 G05 181567fb 8