Datasheet LT1102 (Analog Devices) - 10
| Fabricante | Analog Devices |
| Descripción | High Speed, Precision, JFET Input Instrumentation Amplifier (Fixed Gain = 10 or 100) |
| Páginas / Página | 12 / 10 — TYPICAL APPLICATIO S. Basic Connections. Settling Time Test Circuit. … |
| Formato / tamaño de archivo | PDF / 192 Kb |
| Idioma del documento | Inglés |
TYPICAL APPLICATIO S. Basic Connections. Settling Time Test Circuit. Offset Nulling
Línea de modelo para esta hoja de datos
Versión de texto del documento
LT1102
U TYPICAL APPLICATIO S Basic Connections
V+ NC 5 6 + 7 INPUT LT1102 OUT 3 8 – 4 1 2 NC V – REF GAIN = 100 V+ 5 6 + 7 INPUT LT1102 OUT 8 3 – 4 V– 1 2 REF GAIN = 10 LT1102 • TA03
Settling Time Test Circuit Offset Nulling
15V 15V 2k 6 5 + 6 5 LT1102 + R1 8 20V 3 P-P – LT1102 OUT FLAT-TOP INPUT 1 200Ω 8 3 5.1k 100Ω 4 – 1 1.8k –15V 10k 5.0k HP5082-2810 4 R2 FET PROBE 2k R1 = 910Ω, G = 10 R1 = 10k, G = 100 – 15V LT1102 • TA04 R2 = 3.3Ω, G = 10 R2 = 30Ω, G = 100 NULL RANGE = ±1mV GAIN DEGRADATION ≈ 0.018% LT1102 • TA05 1102fb 10
U TYPICAL APPLICATIO S Basic Connections
V+ NC 5 6 + 7 INPUT LT1102 OUT 3 8 – 4 1 2 NC V – REF GAIN = 100 V+ 5 6 + 7 INPUT LT1102 OUT 8 3 – 4 V– 1 2 REF GAIN = 10 LT1102 • TA03
Settling Time Test Circuit Offset Nulling
15V 15V 2k 6 5 + 6 5 LT1102 + R1 8 20V 3 P-P – LT1102 OUT FLAT-TOP INPUT 1 200Ω 8 3 5.1k 100Ω 4 – 1 1.8k –15V 10k 5.0k HP5082-2810 4 R2 FET PROBE 2k R1 = 910Ω, G = 10 R1 = 10k, G = 100 – 15V LT1102 • TA04 R2 = 3.3Ω, G = 10 R2 = 30Ω, G = 100 NULL RANGE = ±1mV GAIN DEGRADATION ≈ 0.018% LT1102 • TA05 1102fb 10