Datasheet LTC4015 (Analog Devices) - 8

FabricanteAnalog Devices
DescripciónMultichemistry Buck Battery Charger Controller with Digital Telemetry System
Páginas / Página76 / 8 — ELECTRICAL. CHARACTERISTICS The. denotes the specifications which apply …
Formato / tamaño de archivoPDF / 1.6 Mb
Idioma del documentoInglés

ELECTRICAL. CHARACTERISTICS The. denotes the specifications which apply over the specified operating

ELECTRICAL CHARACTERISTICS The denotes the specifications which apply over the specified operating

Línea de modelo para esta hoja de datos

Versión de texto del documento

LTC4015
ELECTRICAL CHARACTERISTICS The
l
denotes the specifications which apply over the specified operating junction temperature range, otherwise specifications are at TA = 25°C. (Note 2), DVCC = 3.3V, UVCLFB = 1.5; CELLS1 = INTVCC; EQ, MPPT, CELLS0, CELLS2, CHEM0, CHEM1 = 0; RT = 95.3k; RCCREF = 301k, RNTCBIAS = RNTC = 10k; BATSENS = CSN = CSP; DRVCC = INTVCC; SYS = CLP = CLN. Conditions: Charging; VIN = 12V, SYS = 12V, BATSENS = 7.4V …..Battery Only; VIN = 0V, SYS = 8.4V, BATSENS = 8.4V SYMBOL PARAMETER CONDITIONS MIN TYP MAX UNITS Coulomb Counter
VSENSE Sense Voltage Differential Input Range VCSP–CSN ±50 mV qLSB Charge Measurement Resolution Prescaler M = 512 (Default) 0.017 mVhr TCE Total Charge Error 10mV ≤ |VSENSE| ≤ 50mV ±1.5 % 10mV ≤ |VSENSE| ≤ 50mV l ±2.5 % VSENSE = 1mV <1.0 % I – QC_CSP IQ Coulomb Counter VSENSE = 30mV, Battery Only 78 μA
CELLS0, CELLS1, CELLS2, CHEM0, CHEM1 Programming Input Pins (Note 9)
VIHPP Input High Threshold INTVCC – VPIN l 0.3 V VILPP Input Low Threshold VPIN l 0.3 V RIZPP Input High-Z Test Resistance Internal 50k/50k Resistor Divider Applied 25 kΩ to Inputs During Chemistry/Cell Read
MPPT, EQ Input Pins
MPPT, EQ Input High Threshold l 1.1 V MPPT, EQ Input Low Threshold l 0.2 V MPPT, EQ Pin Leakage Current VEQ, VMPPT = 5V 0 1 µA
SMBALERT Pin Characteristics
ISMBALERT SMBALERT Pin Leakage Current VSMBALERT = 5V 0 1 µA VSMBALERT SMBALERT Pin Output Low Voltage ISMBALERT = 1mA 65 100 mV
I2C Port, SDA, SCL
DVCC I2C Logic Reference Level 1.6 5.5 V IDVCCQ DVCC Current SCL/SDA = 0kHz 0 µA ADDRESS I2C Address 1101_000[R/W]b VIHI2C Input High Threshold 70 % DVCC VILI2C Input Low Threshold 30 % DVCC IIHI2C Input Leakage High –1 1 µA IILI2C Input Leakage Low –1 1 µA VOLI2C Digital Output Low (SDA) ISDA = 3mA 0.4 V FSCL SCL Clock Frequency 400 kHz tLOW LOW Period of SCL Clock 1.3 µS tHIGH HIGH Period of SCL Clock 0.6 µS tBUF Bus Free Time Between Start and Stop 1.3 µs Conditions tHD(STA) Hold Time, After (Repeated) Start 0.6 µs Condition tSU(STA) Setup Time After a Repeated Start 0.6 µs Condition tSU(STO) Stop Condition Set-Up Time 0.6 µs 4015fb 8 For more information www.linear.com/LTC4015 Document Outline Features Applications Typical Application Description Absolute Maximum Ratings Order Information Data Sheet Conventions Pin Configuration Electrical Characteristics Typical Performance Characteristics Pin Functions Block Diagram I2C Timing Diagram Operation Applications Information Register Description DETAILED Register Descriptions Typical Applications Package Description Revision History Typical Application Related Parts