Datasheet LTC3721-1 (Analog Devices) - 7
| Fabricante | Analog Devices |
| Descripción | Push-Pull PWM Controller |
| Páginas / Página | 16 / 7 — PI DESCRIPTIO S (GN Package/UF Package). FB (Pin 13/Pin 12):. UVLO (Pin … |
| Formato / tamaño de archivo | PDF / 189 Kb |
| Idioma del documento | Inglés |
PI DESCRIPTIO S (GN Package/UF Package). FB (Pin 13/Pin 12):. UVLO (Pin 15/Pin 14):. SS (Pin 14/Pin 13):
Línea de modelo para esta hoja de datos
Versión de texto del documento
LTC3721-1
U U PI DESCRIPTIO S (GN Package/UF Package) FB (Pin 13/Pin 12):
Error Amplifier Inverting Input. This is
UVLO (Pin 15/Pin 14):
Input to Program System Turn-On the voltage feedback input for the LTC3721-1. The nomi- and Turn-Off Voltages. The nominal threshold of the UVLO nal regulation voltage at FB is 1.2V. comparator is 5.0V. UVLO is connected to the main DC
SS (Pin 14/Pin 13):
Soft-Start/Restart Delay Circuitry system feed through a resistor divider. When the UVLO Timing Capacitor. A capacitor from SS to GND provides a threshold is exceeded, the LTC3721-1 commences a soft- controlled ramp of the current command. During overload start cycle and a 10µA (nominal) current is fed out of UVLO conditions, SS is discharged to ground initiating a soft- to program the desired amount of system hysteresis. The start cycle. SS charging current is approximately 13µA. SS hysteresis level can be adjusted by changing the resis- will charge up to approximately 5V in normal operation. tance of the divider. UVLO can also be used to terminate During a constant overload current fault, SS will oscillate all switching by pulling UVLO down to less than 4V. An at a low frequency between approximately 0.5V and 4V. open drain or collector switch can perform this function without changing the system turn on or turn off voltages.
NC (Pin 2, Pin 3, Pin 16/Pin 7, Pin 16):
Not Connected.
W U W TI I G DIAGRA
PROGRAMMABLE DEAD-TIME DRVA DRVB CURRENT SENSE OR CT RAMP PWM COMPARATOR 37211 TD01 (–) sn37211 37211fs 7
U U PI DESCRIPTIO S (GN Package/UF Package) FB (Pin 13/Pin 12):
Error Amplifier Inverting Input. This is
UVLO (Pin 15/Pin 14):
Input to Program System Turn-On the voltage feedback input for the LTC3721-1. The nomi- and Turn-Off Voltages. The nominal threshold of the UVLO nal regulation voltage at FB is 1.2V. comparator is 5.0V. UVLO is connected to the main DC
SS (Pin 14/Pin 13):
Soft-Start/Restart Delay Circuitry system feed through a resistor divider. When the UVLO Timing Capacitor. A capacitor from SS to GND provides a threshold is exceeded, the LTC3721-1 commences a soft- controlled ramp of the current command. During overload start cycle and a 10µA (nominal) current is fed out of UVLO conditions, SS is discharged to ground initiating a soft- to program the desired amount of system hysteresis. The start cycle. SS charging current is approximately 13µA. SS hysteresis level can be adjusted by changing the resis- will charge up to approximately 5V in normal operation. tance of the divider. UVLO can also be used to terminate During a constant overload current fault, SS will oscillate all switching by pulling UVLO down to less than 4V. An at a low frequency between approximately 0.5V and 4V. open drain or collector switch can perform this function without changing the system turn on or turn off voltages.
NC (Pin 2, Pin 3, Pin 16/Pin 7, Pin 16):
Not Connected.
W U W TI I G DIAGRA
PROGRAMMABLE DEAD-TIME DRVA DRVB CURRENT SENSE OR CT RAMP PWM COMPARATOR 37211 TD01 (–) sn37211 37211fs 7