Datasheet LTC1863L, LTC1867L (Analog Devices)
| Fabricante | Analog Devices |
| Descripción | Micropower, 3V, 16-Bit, 8-Channel 175ksps ADCs |
| Páginas / Página | 16 / 1 — FEATURES. DESCRIPTION. Sample Rate: 175ksps. 16-Bit No Missing Codes and … |
| Formato / tamaño de archivo | PDF / 256 Kb |
| Idioma del documento | Inglés |
FEATURES. DESCRIPTION. Sample Rate: 175ksps. 16-Bit No Missing Codes and ±3LSB Max INL. 8-Channel Multiplexer with:
Línea de modelo para esta hoja de datos
Versión de texto del documento
LTC1863L/LTC1867L Micropower, 3V, 12-/16-Bit, 8-Channel 175ksps ADCs
FEATURES DESCRIPTION
n
Sample Rate: 175ksps
The LTC®1863L/LTC1867L are pin compatible, 8-channel n
16-Bit No Missing Codes and ±3LSB Max INL
12-/16-bit A/D converters with serial I/O and an internal n
8-Channel Multiplexer with:
reference. n
Single Ended or Differential Inputs and
The 8-channel input multiplexer can be configured for n
Unipolar or Bipolar Conversion Modes
either single-ended or differential inputs and unipolar or n
SPI/MICROWIRE Serial I/O
bipolar conversions (or combinations thereof). The ADCs n
2.7V Guaranteed Supply Voltage
convert 0V to 2.5V unipolar inputs or ±1.25V bipolar n
Pin Compatible with LTC1863/LTC1867
inputs. The ADCs typical y draw only 750µA from a single n
True Differential Inputs
2.7V supply. The automatic nap and sleep modes benefit n
On-Chip or External Reference
power sensitive applications. n Low Power: 750µA at 175ksps, 300µA at 50ksps n Sleep Mode The LTC1867L’s DC performance is outstanding with a n Automatic Nap Mode Between Conversions ±3LSB INL specification and 16-bit no missing codes over n 16-Pin Narrow SSOP Package temperature. Housed in a compact, narrow 16-pin SSOP package, the
APPLICATIONS
LTC1863L/LTC1867L can be used in space-sensitive as well as low power applications. n Industrial Process Control All registered trademarks and trademarks are the property of their respective owners. n High Speed Data Acquisition n Battery Operated Systems n Multiplexed Data Acquisition Systems n Imaging Systems
BLOCK DIAGRAM Integral Nonlinearity vs Output Code (LTC1867L)
1 LTC1863L/LTC1867L CH0 16 V 2.0 2 DD V CH1 15 DD = 2.7V GND f 3 1.5 SAMPLE = 175ksps CH2 14 SDI 4 CH3 ANALOG + 1.0 12-/16-BIT 13 INPUT SERIAL SDO 5 175ksps CH4 MUX – PORT 12 ADC 0.5 SCK 6 CH5 11 CS/CONV 0 7 CH6 10 V INL (LSB) 8 REF –0.5 CH7/COM INTERNAL 1.25V REF –1.0 –1.5 9 REFCOMP –2.0 0 16384 32768 49152 65536 1863L7L BD OUTPUT CODE 1863L7L G01 1863l7lfe For more information www.linear.com/LTC1863L 1 Document Outline Description Absolute Maximum Ratings Pin Configuration Typical Performance Characteristics Pin Functions Package Description Related Parts
FEATURES DESCRIPTION
n
Sample Rate: 175ksps
The LTC®1863L/LTC1867L are pin compatible, 8-channel n
16-Bit No Missing Codes and ±3LSB Max INL
12-/16-bit A/D converters with serial I/O and an internal n
8-Channel Multiplexer with:
reference. n
Single Ended or Differential Inputs and
The 8-channel input multiplexer can be configured for n
Unipolar or Bipolar Conversion Modes
either single-ended or differential inputs and unipolar or n
SPI/MICROWIRE Serial I/O
bipolar conversions (or combinations thereof). The ADCs n
2.7V Guaranteed Supply Voltage
convert 0V to 2.5V unipolar inputs or ±1.25V bipolar n
Pin Compatible with LTC1863/LTC1867
inputs. The ADCs typical y draw only 750µA from a single n
True Differential Inputs
2.7V supply. The automatic nap and sleep modes benefit n
On-Chip or External Reference
power sensitive applications. n Low Power: 750µA at 175ksps, 300µA at 50ksps n Sleep Mode The LTC1867L’s DC performance is outstanding with a n Automatic Nap Mode Between Conversions ±3LSB INL specification and 16-bit no missing codes over n 16-Pin Narrow SSOP Package temperature. Housed in a compact, narrow 16-pin SSOP package, the
APPLICATIONS
LTC1863L/LTC1867L can be used in space-sensitive as well as low power applications. n Industrial Process Control All registered trademarks and trademarks are the property of their respective owners. n High Speed Data Acquisition n Battery Operated Systems n Multiplexed Data Acquisition Systems n Imaging Systems
BLOCK DIAGRAM Integral Nonlinearity vs Output Code (LTC1867L)
1 LTC1863L/LTC1867L CH0 16 V 2.0 2 DD V CH1 15 DD = 2.7V GND f 3 1.5 SAMPLE = 175ksps CH2 14 SDI 4 CH3 ANALOG + 1.0 12-/16-BIT 13 INPUT SERIAL SDO 5 175ksps CH4 MUX – PORT 12 ADC 0.5 SCK 6 CH5 11 CS/CONV 0 7 CH6 10 V INL (LSB) 8 REF –0.5 CH7/COM INTERNAL 1.25V REF –1.0 –1.5 9 REFCOMP –2.0 0 16384 32768 49152 65536 1863L7L BD OUTPUT CODE 1863L7L G01 1863l7lfe For more information www.linear.com/LTC1863L 1 Document Outline Description Absolute Maximum Ratings Pin Configuration Typical Performance Characteristics Pin Functions Package Description Related Parts