Datasheet ATmega3209, ATmega4809 - 48-pin (Microchip) - 8

link to page 9 link to page 9 link to page 9 link to page 9 link to page 9 link to page 9 link to page 9 link to page 9 link to page 9 link to page 9 link to page 9 link to page 9 link to page 9 link to page 9 link to page 9 link to page 9 link to page 9 link to page 9 link to page 9 link to page 9 link to page 9 link to page 9 link to page 9 link to page 9 link to page 9 link to page 9 link to page 9 link to page 9 link to page 9 link to page 9 link to page 9 link to page 9 link to page 9 link to page 9 link to page 9 link to page 9 link to page 9 link to page 9 link to page 9 link to page 9 link to page 9 link to page 9 link to page 9 link to page 9 link to page 9 link to page 9 link to page 9 link to page 9 link to page 9 link to page 9 link to page 9 link to page 9 link to page 9 link to page 9 link to page 9 link to page 9 link to page 9
ATmega3209/4809 – 48-pin Data Sheet I/O Multiplexing and Considerations 4. I/O Multiplexing and Considerations 4.1 Multiplexed Signals QFN48/ Pin name (1,2) Special ADC0 AC0 USARTn SPI0 TWI0 TCA0 TCBn Other CCL-LUTn TQFP48
44 PA0 EXTCLK 0,TxD 0-WO0 0-IN0 45 PA1 0,RxD 0-WO1 0-IN1 46 PA2 TWI 0,XCK SDA(MS) 0-WO2 0-WO EVOUTA 0-IN2 47 PA3 TWI 0,XDIR SCL(MS) 0-WO3 1-WO 0-OUT 48 PA4 0,TxD(3) MOSI 0-WO4 1 PA5 0,RxD(3) MISO 0-WO5 2 PA6 0,XCK(3) SCK 0-OUT(3) 3 PA7 CLKOUT OUT 0,XDIR(3) SS EVOUTA(3) 4 PB0 3,TxD 0-WO0(3) 5 PB1 3,RxD 0-WO1(3) 6 PB2 3,XCK 0-WO2(3) EVOUTB 7 PB3 3,XDIR 0-WO3(3) 8 PB4 3,TxD(3) 0-WO4(3) 2-WO(3) 9 PB5 3,RxD(3) 0-WO5(3) 3-WO 10 PC0 1,TxD MOSI(3) 0-WO0(3) 2-WO 1-IN0 11 PC1 1,RxD MISO(3) 0-WO1(3) 3-WO(3) 1-IN1 12 PC2 TWI 1,XCK SCK(3) SDA(MS)(3) 0-WO2(3) EVOUTC 1-IN2 13 PC3 TWI 1,XDIR SS(3) SCL(MS)(3) 0-WO3(3) 1-OUT 14 VDD 15 GND 16 PC4 1,TxD(3) 0-WO4(3) 17 PC5 1,RxD(3) 0-WO5(3) 18 PC6 1,XCK(3) 1-OUT(3) 19 PC7 1,XDIR(3) EVOUTC(3) 20 PD0 AIN0 0-WO0(3) 2-IN0 21 PD1 AIN1 P3 0-WO1(3) 2-IN1 22 PD2 AIN2 P0 0-WO2(3) EVOUTD 2-IN2 23 PD3 AIN3 N0 0-WO3(3) 2-OUT 24 PD4 AIN4 P1 0-WO4(3) 25 PD5 AIN5 N1 0-WO5(3) 26 PD6 AIN6 P2 2-OUT(3) 27 PD7 VREFA AIN7 N2 EVOUTD(3) 28 AVDD 29 GND 30 PE0 AIN8 MOSI(3) 0-WO0(3) 31 PE1 AIN9 MISO(3) 0-WO1(3) 32 PE2 AIN10 SCK(3) 0-WO2(3) EVOUTE 33 PE3 AIN11 SS(3) 0-WO3(3) 34 PF0 TOSC1 2,TxD 0-WO0(3) 3-IN0 35 PF1 TOSC2 2,RxD 0-WO1(3) 3-IN1 36 PF2 TWI AIN12 2,XCK SDA(S)(3) 0-WO2(3) EVOUTF 3-IN2 37 PF3 TWI AIN13 2,XDIR SCL(S)(3) 0-WO3(3) 3-OUT © 2018 Microchip Technology Inc.
Datasheet Preliminary
DS40002016A-page 8 Document Outline Introduction Features Table of Contents 1. Ordering Information 2. Block Diagram 3. Pinout 3.1. 48-pin QFN/TQFP 4. I/O Multiplexing and Considerations 4.1. Multiplexed Signals 5. Electrical Characteristics 5.1. Absolute Maximum Ratings 5.2. General Operating Ratings 5.3. Power Considerations 5.4. Power Consumption 5.5. Peripherals Power Consumption 5.6. BOD and POR Characteristics 5.7. External Reset Characteristics 5.8. Oscillators and Clocks 5.9. I/O Pin Characteristics 5.10. VREF 5.11. ADC 5.11.1. Internal Reference Characteristics 5.11.2. External Reference Characteristics 5.12. AC 5.13. UPDI Timing 6. Typical Characteristics 6.1. Power Consumption 6.1.1. Supply Currents in Active Mode 6.1.2. Supply Currents in Idle Mode 6.1.3. Supply Currents in Power-Down Mode 6.1.4. Supply Currents in Standby Mode 6.1.5. Power on Supply Currents 6.2. GPIO 6.3. VREF Characteristics 6.4. BOD Characteristics 6.5. ADC Characteristics 6.6. AC Characteristics 6.7. OSC20M Characteristics 6.8. OSCULP32K Characteristics 7. Package Drawings 7.1. 48 pin TQFP 8. Conventions 8.1. Memory Size and Type 8.2. Frequency and Time 9. Data Sheet Revision History 9.1. Rev. A - 02/2018 The Microchip Web Site Customer Change Notification Service Customer Support Product Identification System Microchip Devices Code Protection Feature Legal Notice Trademarks Quality Management System Certified by DNV Worldwide Sales and Service