Datasheet KS8995MA, KS8995FQ (Microchip) - 10
| Fabricante | Microchip |
| Descripción | Integrated 5-Port 10/100 Managed Switch |
| Páginas / Página | 89 / 10 — Micrel, Inc. KS8995MA/FQ List of Tables. Table 1. MII − P5 Signals (PHY … |
| Formato / tamaño de archivo | PDF / 1.1 Mb |
| Idioma del documento | Inglés |
Micrel, Inc. KS8995MA/FQ List of Tables. Table 1. MII − P5 Signals (PHY Mode) . 34. Table 2. MII − SW Signals. 35
Línea de modelo para esta hoja de datos
Versión de texto del documento
Micrel, Inc. KS8995MA/FQ List of Tables
Table 1. MII − P5 Signals (PHY Mode) . 34
Table 2. MII − SW Signals. 35
Table 3. SNI Signals . 36
Table 5. STPID Egress Rules (Processor to Switch Port 5) . 38
Table 6. STPID Egress Rules (Switch to Processor) . 38
Table 7. FID+DA Look-Up in the VLAN Mode . 40
Table 8. FID+SA Look-Up in the VLAN Mode . 40
Table 9. SPI Connections . 44
Table 10. EEPROM Timing Parameters . 79
Table 11. SNI Timing Parameters . 80
Table 12. MAC Mode MII Timing Parameters. 81
Table 13. PHY Mode MII Timing Parameters . 82
Table 14. SPI Input Timing Parameters . 83
Table 15. SPI Output Timing Parameters . 84
Table 16. Reset Timing Parameters . 85
Table 17. Qualified Magnetic Vendors . 87 October 2011 10 M9999-102611-3.0
Table 1. MII − P5 Signals (PHY Mode) . 34
Table 2. MII − SW Signals. 35
Table 3. SNI Signals . 36
Table 5. STPID Egress Rules (Processor to Switch Port 5) . 38
Table 6. STPID Egress Rules (Switch to Processor) . 38
Table 7. FID+DA Look-Up in the VLAN Mode . 40
Table 8. FID+SA Look-Up in the VLAN Mode . 40
Table 9. SPI Connections . 44
Table 10. EEPROM Timing Parameters . 79
Table 11. SNI Timing Parameters . 80
Table 12. MAC Mode MII Timing Parameters. 81
Table 13. PHY Mode MII Timing Parameters . 82
Table 14. SPI Input Timing Parameters . 83
Table 15. SPI Output Timing Parameters . 84
Table 16. Reset Timing Parameters . 85
Table 17. Qualified Magnetic Vendors . 87 October 2011 10 M9999-102611-3.0