Datasheet ADXL354, ADXL355 (Analog Devices) - 6

FabricanteAnalog Devices
DescripciónLow Noise, Low Drift, Low Power 3-Axis Accelerometer with digital output
Páginas / Página42 / 6 — ADXL354/ADXL355. Data Sheet. Parameter Symbol. Test. Conditions/Comments. …
RevisiónA
Formato / tamaño de archivoPDF / 1.6 Mb
Idioma del documentoInglés

ADXL354/ADXL355. Data Sheet. Parameter Symbol. Test. Conditions/Comments. Min. Typ. Max. Unit. tCSD. CSH. CSS. HIGH. LOW. SCLKS. SCLK. tSU. tHD. MOSI. DIS

ADXL354/ADXL355 Data Sheet Parameter Symbol Test Conditions/Comments Min Typ Max Unit tCSD CSH CSS HIGH LOW SCLKS SCLK tSU tHD MOSI DIS

Línea de modelo para esta hoja de datos

Versión de texto del documento

ADXL354/ADXL355 Data Sheet Parameter Symbol Test Conditions/Comments Min Typ Max Unit
AC INPUT LEVELS SCLK Frequency 0.1 10 MHz SCLK High Time tHIGH 40 ns SCLK Low Time tLOW 40 ns CS Setup Time tCSS 20 ns CS Hold Time tCSH 20 ns CS Disable Time tCSD 40 ns Rising SCLK Setup Time tSCLKS 20 ns MOSI Setup Time tSU 20 ns MOSI Hold Time tHD 20 ns AC OUTPUT LEVELS Propagation Delay tP CLOAD = 30 pF 30 ns Enable MISO Time tEN 30 ns Disable MISO Time tDIS 20 ns
tCSD CS t t CSH t CSS t t HIGH LOW SCLKS SCLK tSU tHD MOSI t t t P DIS EN
3 -00
MISO
05 142 Figure 3. SPI Interface Timing Diagram
I2C DIGITAL INTERFACE CHARACTERISTICS FOR THE ADXL355
Note that multifunction pin names may be referenced by their relevant function only.
Table 4. Test Conditions/ I2C_HS = 0 (Fast Mode) I2C_HS = 1 (High Speed Mode) Parameter Symbol Comments Min Typ Max Min Typ Max Unit
DC INPUT LEVELS Input Voltage Low Level VIL 0.3 × VDDIO 0.3 × VDDIO V High Level VIH 0.7 × VDDIO 0.7 × VDDIO V Hysteresis of Schmitt VHYS 0.05 × VDDIO 0.1 × VDDIO μA Trigger Inputs Input Current IIL 0.1 × VDDIO < VIN < −10 +10 μA 0.9 × VDDIO DC OUTPUT LEVELS Output Voltage IOL = 3 mA Low Level VOL1 VDD > 2 V 0.4 V VOL2 VDD ≤ 2 V 0.2 × VDDIO V Output Current Low Level IOL VOL = 0.4 V 20 mA VOL = 0.6 V 6 mA Rev. 0 | Page 6 of 42 Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION FUNCTIONAL BLOCK DIAGRAMS TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS ANALOG OUTPUT FOR THE ADXL354 DIGITAL OUTPUT FOR THE ADXL355 SPI DIGITAL INTERFACE CHARACTERISTICS FOR THE ADXL355 I2C DIGITAL INTERFACE CHARACTERISTICS FOR THE ADXL355 ABSOLUTE MAXIMUM RATINGS THERMAL RESISTANCE ESD CAUTION PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS ROOT ALLAN VARIANCE (RAV) ADXL355 CHARACTERISTICS THEORY OF OPERATION ANALOG OUTPUT DIGITAL OUTPUT AXES OF ACCELERATION SENSITIVITY POWER SEQUENCING POWER SUPPLY DESCRIPTION VSUPPLY V1P8ANA V1P8DIG VDDIO OVERRANGE PROTECTION SELF TEST FILTER SERIAL COMMUNICATIONS SPI PROTOCOL I2C PROTOCOL READING ACCELERATION OR TEMPERATURE DATA FROM THE INTERFACE FIFO INTERRUPTS DATA_RDY DRDY PIN FIFO_FULL FIFO_OVR ACTIVITY NVM_BUSY EXTERNAL SYNCHRONIZATION AND INTERPOLATION EXT_SYNC = 00—No External Sync or Interpolation EXT_SYNC = 10—External Sync with Interpolation EXT_SYNC = 01—External Sync and External Clock ADXL355 REGISTER MAP REGISTER DEFINITIONS ANALOG DEVICES ID REGISTER Address: 0x00, Reset: 0xAD, Name: DEVID_AD ANALOG DEVICES MEMS ID REGISTER Address: 0x01, Reset: 0x1D, Name: DEVID_MST DEVICE ID REGISTER Address: 0x02, Reset: 0xED, Name: PARTID PRODUCT REVISION ID REGISTER Address: 0x03, Reset: 0x00, Name: REVID STATUS REGISTER Address: 0x04, Reset: 0x00, Name: STATUS FIFO ENTRIES REGISTER Address: 0x05, Reset: 0x00, Name: FIFO_ENTRIES TEMPERATURE DATA REGISTERS Address: 0x06, Reset: 0x00, Name: TEMP2 Address: 0x07, Reset: 0x00, Name: TEMP1 X-AXIS DATA REGISTERS Address: 0x08, Reset: 0x00, Name: XDATA3 Address: 0x09, Reset: 0x00, Name: XDATA2 Address: 0x0A, Reset: 0x00, Name: XDATA1 Y-AXIS DATA REGISTERS Address: 0x0B, Reset: 0x00, Name: YDATA3 Address: 0x0C, Reset: 0x00, Name: YDATA2 Address: 0x0D, Reset: 0x00, Name: YDATA1 Z-AXIS DATA REGISTERS Address: 0x0E, Reset: 0x00, Name: ZDATA3 Address: 0x0F, Reset: 0x00, Name: ZDATA2 Address: 0x10, Reset: 0x00, Name: ZDATA1 FIFO ACCESS REGISTER Address: 0x11, Reset: 0x00, Name: FIFO_DATA X-AXIS OFFSET TRIM REGISTERS Address: 0x1E, Reset: 0x00, Name: OFFSET_X_H Address: 0x1F, Reset: 0x00, Name: OFFSET_X_L Y-AXIS OFFSET TRIM REGISTERS Address: 0x20, Reset: 0x00, Name: OFFSET_Y_H Address: 0x21, Reset: 0x00, Name: OFFSET_Y_L Z-AXIS OFFSET TRIM REGISTERS Address: 0x22, Reset: 0x00, Name: OFFSET_Z_H Address: 0x23, Reset: 0x00, Name: OFFSET_Z_L ACTIVITY ENABLE REGISTER Address: 0x24, Reset: 0x00, Name: ACT_EN ACTIVITY THRESHOLD REGISTERS Address: 0x25, Reset: 0x00, Name: ACT_THRESH_H Address: 0x26, Reset: 0x00, Name: ACT_THRESH_L ACTIVITY COUNT REGISTER Address: 0x27, Reset: 0x01, Name: ACT_COUNT FILTER SETTINGS REGISTER Address: 0x28, Reset: 0x00, Name: Filter FIFO SAMPLES REGISTER Address: 0x29, Reset: 0x60, Name: FIFO_SAMPLES INTERRUPT PIN (INTx) FUNCTION MAP REGISTER Address: 0x2A, Reset: 0x00, Name: INT_MAP DATA SYNCHRONIZATION Address: 0x2B, Reset: 0x00, Name: Sync I2C SPEED, INTERRUPT POLARITY, AND RANGE REGISTER Address: 0x2C, Reset: 0x81, Name: Range POWER CONTROL REGISTER Address: 0x2D, Reset: 0x01, Name: POWER_CTL SELF TEST REGISTER Address: 0x2E, Reset: 0x00, Name: SELF_TEST RESET REGISTER Address: 0x2F, Reset: 0x00, Name: Reset RECOMMENDED SOLDERING PROFILE PCB FOOTPRINT PATTERN PACKAGING AND ORDERING INFORMATION OUTLINE DIMENSIONS BRANDING INFORMATION ORDERING GUIDE