Datasheet LTC4318 (Analog Devices) - 8
| Fabricante | Analog Devices |
| Descripción | Dual I2C/SMBus Address Translator |
| Páginas / Página | 16 / 8 — operaTion. Figure 2. Basic Address Translation Waveforms. Table 1. BINARY … |
| Formato / tamaño de archivo | PDF / 225 Kb |
| Idioma del documento | Inglés |
operaTion. Figure 2. Basic Address Translation Waveforms. Table 1. BINARY ADDRESS. 7-BIT HEX ADDRESS. 8-BIT HEX ADDRESS
Línea de modelo para esta hoja de datos
Versión de texto del documento
LTC4318
operaTion
Figure 2 shows typical waveforms for the circuit on the Note that in this example, the 8-bit hexadecimal address front page. In this example, the master transmits address format (with R/W = 0) is used. 7-bit addresses are also 0x34 while the slave is configured to respond to address commonly found in I2C device documentation. Make sure 0x36. The resistive dividers at the XORL and XORH pins are to use the correct format when calculating the address configured to generate an address translation byte of 0x02. translation byte. Table 1 shows examples of both formats. R/W ACK START ADDRESS BITS BIT BIT a6 a5 a4 a3 a2 a1 a0 SCLIN SDAIN 0 0 1 1 0 1 0 0 = 0x34 TRANSLATION BYTE 0 0 0 0 0 0 1 0 = 0x02 SDAOUT 0 0 1 1 0 1 1 0 = 0x36 N2 GATE N2 ON N2 OFF N2 ON 4318 F02
Figure 2. Basic Address Translation Waveforms Table 1. BINARY ADDRESS 7-BIT HEX ADDRESS 8-BIT HEX ADDRESS DESCRIPTION WITHOUT R/W WITH R/W = 0 a6 a5 a4 a3 a2 a1 a0 R/W
Input Address from SDAIN 0 0 1 1 0 1 0 0 0x1A 0x34 Translation Byte 0 0 0 0 0 0 1 0 0x01 0x02 Output Address to SDAOUT 0 0 1 1 0 1 1 0 0x1B 0x36 4318fa 8 For more information www.linear.com/LTC4318
operaTion
Figure 2 shows typical waveforms for the circuit on the Note that in this example, the 8-bit hexadecimal address front page. In this example, the master transmits address format (with R/W = 0) is used. 7-bit addresses are also 0x34 while the slave is configured to respond to address commonly found in I2C device documentation. Make sure 0x36. The resistive dividers at the XORL and XORH pins are to use the correct format when calculating the address configured to generate an address translation byte of 0x02. translation byte. Table 1 shows examples of both formats. R/W ACK START ADDRESS BITS BIT BIT a6 a5 a4 a3 a2 a1 a0 SCLIN SDAIN 0 0 1 1 0 1 0 0 = 0x34 TRANSLATION BYTE 0 0 0 0 0 0 1 0 = 0x02 SDAOUT 0 0 1 1 0 1 1 0 = 0x36 N2 GATE N2 ON N2 OFF N2 ON 4318 F02
Figure 2. Basic Address Translation Waveforms Table 1. BINARY ADDRESS 7-BIT HEX ADDRESS 8-BIT HEX ADDRESS DESCRIPTION WITHOUT R/W WITH R/W = 0 a6 a5 a4 a3 a2 a1 a0 R/W
Input Address from SDAIN 0 0 1 1 0 1 0 0 0x1A 0x34 Translation Byte 0 0 0 0 0 0 1 0 0x01 0x02 Output Address to SDAOUT 0 0 1 1 0 1 1 0 0x1B 0x36 4318fa 8 For more information www.linear.com/LTC4318