Datasheet MCP4802, MCP4812, MCP4822 (Microchip) - 6
| Fabricante | Microchip |
| Descripción | 8/10/12-Bit Dual Voltage Output Digital-to-Analog Converter with Internal VREF and SPI Interface |
| Páginas / Página | 50 / 6 — MCP4802/4812/4822. ELECTRICAL CHARACTERISTIC WITH EXTENDED TEMPERATURE … |
| Formato / tamaño de archivo | PDF / 1.7 Mb |
| Idioma del documento | Inglés |
MCP4802/4812/4822. ELECTRICAL CHARACTERISTIC WITH EXTENDED TEMPERATURE (CONTINUED). Electrical Specifications:. Parameters. Sym
Línea de modelo para esta hoja de datos
Versión de texto del documento
link to page 5 link to page 6 link to page 6 link to page 6 link to page 6 link to page 6 link to page 6 link to page 6 link to page 6
MCP4802/4812/4822 ELECTRICAL CHARACTERISTIC WITH EXTENDED TEMPERATURE (CONTINUED) Electrical Specifications:
Unless otherwise indicated, VDD = 5V, VSS = 0V, VREF = 2.048V, Output Buffer Gain (G) = 2x, RL = 5 k to GND, CL = 100 pF. Typical values are at +125°C by characterization or simulation.
Parameters Sym Min Typ Max Units Conditions Output Amplifier
Output Swing VOUT — 0.01 to — V Accuracy is better than 1 LSb VDD – 0.04 for VOUT = 10 mV to (VDD – 40 mV) Phase Margin PM — 66 — Degree (°) CL= 400 pF, RL = Slew Rate SR — 0.55 — V/µs Short Circuit Current ISC — 17 — mA Settling Time tSETTLING — 4.5 — µs Within 1/2 LSb of final value from 1/4 to 3/4 full-scale range
Dynamic Performance (Note 2)
DAC-to-DAC Crosstalk — <10 — nV-s Major Code Transition — 45 — nV-s 1 LSb change around major Glitch carry (0111...1111 to 1000...0000) Digital Feedthrough — <10 — nV-s Analog Crosstalk — <10 — nV-s
Note 1:
Guaranteed monotonic by design over all codes.
2:
This parameter is ensured by design, and not 100% tested.
AC CHARACTERISTICS (SPI TIMING SPECIFICATIONS) Electrical Specifications:
Unless otherwise indicated, VDD = 2.7V – 5.5V, TA= -40 to +125°C. Typical values are at +25°C.
Parameters Sym Min Typ Max Units Conditions
Schmitt Trigger High-Level VIH 0.7 VDD — — V Input Voltage (All digital input pins) Schmitt Trigger Low-Level VIL — — 0.2 VDD V Input Voltage (All digital input pins) Hysteresis of Schmitt Trigger VHYS — 0.05 VDD — V Inputs Input Leakage Current ILEAKAGE -1 — 1 A LDAC = CS = SDI = SCK = VDD or VSS Digital Pin Capacitance CIN, — 10 — pF VDD = 5.0V, TA = +25°C, (All inputs/outputs) COUT fCLK = 1 MHz
(Note 1 )
Clock Frequency FCLK — — 20 MHz TA = +25°C
(Note 1 )
Clock High Time tHI 15 — — ns
Note 1
Clock Low Time tLO 15 — — ns
Note 1
CS Fall to First Rising CLK tCSSR 40 — — ns Applies only when CS falls with Edge CLK high.
(Note 1)
Data Input Setup Time tSU 15 — — ns
Note 1
Data Input Hold Time tHD 10 — — ns
Note 1
SCK Rise to CS Rise Hold tCHS 15 — — ns
Note 1
Time
Note 1:
This parameter is ensured by design and not 100% tested. DS20002249B-page 6 2010-2015 Microchip Technology Inc. Document Outline 1.0 Electrical Characteristics FIGURE 1-1: SPI Input Timing Data. 2.0 Typical Performance Curves FIGURE 2-1: DNL vs. Code (MCP4822). FIGURE 2-2: DNL vs. Code and Temperature (MCP4822). FIGURE 2-3: Absolute DNL vs. Temperature (MCP4822). FIGURE 2-4: INL vs. Code and Temperature (MCP4822). FIGURE 2-5: Absolute INL vs. Temperature (MCP4822). FIGURE 2-6: INL vs. Code (MCP4822). FIGURE 2-7: DNL vs. Code and Temperature (MCP4812). FIGURE 2-8: INL vs. Code and Temperature (MCP4812). FIGURE 2-9: DNL vs. Code and Temperature (MCP4802). FIGURE 2-10: INL vs. Code and Temperature (MCP4802). FIGURE 2-11: Full-Scale VOUTA vs. Ambient Temperature and VDD. Gain = 1x. FIGURE 2-12: Full-Scale VOUTA vs. Ambient Temperature and VDD. Gain = 2x. FIGURE 2-13: Output Noise Voltage Density (VREF Noise Density) vs. Frequency. Gain = 1x. FIGURE 2-14: Output Noise Voltage (VREF Noise Voltage) vs. Bandwidth. Gain = 1x. FIGURE 2-15: IDD vs. Temperature and VDD. FIGURE 2-16: IDD Histogram (VDD = 2.7V). FIGURE 2-17: IDD Histogram (VDD = 5.0V). FIGURE 2-18: Software Shutdown Current vs. Temperature and VDD. FIGURE 2-19: Offset Error vs. Temperature and VDD. FIGURE 2-20: Gain Error vs. Temperature and VDD. FIGURE 2-21: VIN High Threshold vs. Temperature and VDD. FIGURE 2-22: VIN Low Threshold vs. Temperature and VDD. FIGURE 2-23: Input Hysteresis vs. Temperature and VDD. FIGURE 2-24: VOUT High Limit vs.Temperature and VDD. FIGURE 2-25: VOUT Low Limit vs. Temperature and VDD. FIGURE 2-26: IOUT High Short vs. Temperature and VDD. FIGURE 2-27: IOUT vs. VOUT. Gain = 2x. FIGURE 2-28: VOUT Rise Time. FIGURE 2-29: VOUT Fall Time. FIGURE 2-30: VOUT Rise Time. FIGURE 2-31: VOUT Rise Time. FIGURE 2-32: VOUT Rise Time Exit Shutdown. FIGURE 2-33: PSRR vs. Frequency. 3.0 Pin descriptions TABLE 3-1: Pin Function Table for MCP4802/4812/4822 3.1 Supply Voltage Pins (VDD, VSS) 3.2 Chip Select (CS) 3.3 Serial Clock Input (SCK) 3.4 Serial Data Input (SDI) 3.5 Latch DAC Input (LDAC) 3.6 Analog Outputs (VOUTA, VOUTB) 4.0 General Overview TABLE 4-1: LSb of each device FIGURE 4-1: Example for INL Error. FIGURE 4-2: Example for DNL Error. 4.1 Circuit Descriptions FIGURE 4-3: Typical Transient Response. FIGURE 4-4: Output Stage for Shutdown Mode. 5.0 Serial Interface 5.1 Overview 5.2 Write Command FIGURE 5-1: Write Command for MCP4822 (12-bit DAC). FIGURE 5-2: Write Command for MCP4812 (10-bit DAC). FIGURE 5-3: Write Command for MCP4802 (8-bit DAC). 6.0 Typical Applications 6.1 Digital Interface 6.2 Power Supply Considerations 6.3 Output Noise Considerations FIGURE 6-1: Typical Connection Diagram. 6.4 Layout Considerations 6.5 Single-Supply Operation 6.6 Bipolar Operation 6.7 Selectable Gain and Offset Bipolar Voltage Output Using a Dual Output DAC 6.8 Designing a Double-Precision DAC Using a Dual DAC 6.9 Building Programmable Current Source 7.0 Development support 7.1 Evaluation and Demonstration Boards 8.0 Packaging Information 8.1 Package Marking Information AMERICAS Corporate Office Atlanta Austin, TX Boston Chicago Cleveland Dallas Detroit Houston, TX Indianapolis Los Angeles New York, NY San Jose, CA Canada - Toronto ASIA/PACIFIC Asia Pacific Office Hong Kong Australia - Sydney China - Beijing China - Chengdu China - Chongqing China - Dongguan China - Hangzhou China - Hong Kong SAR China - Nanjing China - Qingdao China - Shanghai China - Shenyang China - Shenzhen China - Wuhan China - Xian ASIA/PACIFIC China - Xiamen China - Zhuhai India - Bangalore India - New Delhi India - Pune Japan - Osaka Japan - Tokyo Korea - Daegu Korea - Seoul Malaysia - Kuala Lumpur Malaysia - Penang Philippines - Manila Singapore Taiwan - Hsin Chu Taiwan - Kaohsiung Taiwan - Taipei Thailand - Bangkok EUROPE Austria - Wels Denmark - Copenhagen France - Paris Germany - Dusseldorf Germany - Munich Germany - Pforzheim Italy - Milan Italy - Venice Netherlands - Drunen Poland - Warsaw Spain - Madrid Sweden - Stockholm UK - Wokingham Worldwide Sales and Service
MCP4802/4812/4822 ELECTRICAL CHARACTERISTIC WITH EXTENDED TEMPERATURE (CONTINUED) Electrical Specifications:
Unless otherwise indicated, VDD = 5V, VSS = 0V, VREF = 2.048V, Output Buffer Gain (G) = 2x, RL = 5 k to GND, CL = 100 pF. Typical values are at +125°C by characterization or simulation.
Parameters Sym Min Typ Max Units Conditions Output Amplifier
Output Swing VOUT — 0.01 to — V Accuracy is better than 1 LSb VDD – 0.04 for VOUT = 10 mV to (VDD – 40 mV) Phase Margin PM — 66 — Degree (°) CL= 400 pF, RL = Slew Rate SR — 0.55 — V/µs Short Circuit Current ISC — 17 — mA Settling Time tSETTLING — 4.5 — µs Within 1/2 LSb of final value from 1/4 to 3/4 full-scale range
Dynamic Performance (Note 2)
DAC-to-DAC Crosstalk — <10 — nV-s Major Code Transition — 45 — nV-s 1 LSb change around major Glitch carry (0111...1111 to 1000...0000) Digital Feedthrough — <10 — nV-s Analog Crosstalk — <10 — nV-s
Note 1:
Guaranteed monotonic by design over all codes.
2:
This parameter is ensured by design, and not 100% tested.
AC CHARACTERISTICS (SPI TIMING SPECIFICATIONS) Electrical Specifications:
Unless otherwise indicated, VDD = 2.7V – 5.5V, TA= -40 to +125°C. Typical values are at +25°C.
Parameters Sym Min Typ Max Units Conditions
Schmitt Trigger High-Level VIH 0.7 VDD — — V Input Voltage (All digital input pins) Schmitt Trigger Low-Level VIL — — 0.2 VDD V Input Voltage (All digital input pins) Hysteresis of Schmitt Trigger VHYS — 0.05 VDD — V Inputs Input Leakage Current ILEAKAGE -1 — 1 A LDAC = CS = SDI = SCK = VDD or VSS Digital Pin Capacitance CIN, — 10 — pF VDD = 5.0V, TA = +25°C, (All inputs/outputs) COUT fCLK = 1 MHz
(Note 1 )
Clock Frequency FCLK — — 20 MHz TA = +25°C
(Note 1 )
Clock High Time tHI 15 — — ns
Note 1
Clock Low Time tLO 15 — — ns
Note 1
CS Fall to First Rising CLK tCSSR 40 — — ns Applies only when CS falls with Edge CLK high.
(Note 1)
Data Input Setup Time tSU 15 — — ns
Note 1
Data Input Hold Time tHD 10 — — ns
Note 1
SCK Rise to CS Rise Hold tCHS 15 — — ns
Note 1
Time
Note 1:
This parameter is ensured by design and not 100% tested. DS20002249B-page 6 2010-2015 Microchip Technology Inc. Document Outline 1.0 Electrical Characteristics FIGURE 1-1: SPI Input Timing Data. 2.0 Typical Performance Curves FIGURE 2-1: DNL vs. Code (MCP4822). FIGURE 2-2: DNL vs. Code and Temperature (MCP4822). FIGURE 2-3: Absolute DNL vs. Temperature (MCP4822). FIGURE 2-4: INL vs. Code and Temperature (MCP4822). FIGURE 2-5: Absolute INL vs. Temperature (MCP4822). FIGURE 2-6: INL vs. Code (MCP4822). FIGURE 2-7: DNL vs. Code and Temperature (MCP4812). FIGURE 2-8: INL vs. Code and Temperature (MCP4812). FIGURE 2-9: DNL vs. Code and Temperature (MCP4802). FIGURE 2-10: INL vs. Code and Temperature (MCP4802). FIGURE 2-11: Full-Scale VOUTA vs. Ambient Temperature and VDD. Gain = 1x. FIGURE 2-12: Full-Scale VOUTA vs. Ambient Temperature and VDD. Gain = 2x. FIGURE 2-13: Output Noise Voltage Density (VREF Noise Density) vs. Frequency. Gain = 1x. FIGURE 2-14: Output Noise Voltage (VREF Noise Voltage) vs. Bandwidth. Gain = 1x. FIGURE 2-15: IDD vs. Temperature and VDD. FIGURE 2-16: IDD Histogram (VDD = 2.7V). FIGURE 2-17: IDD Histogram (VDD = 5.0V). FIGURE 2-18: Software Shutdown Current vs. Temperature and VDD. FIGURE 2-19: Offset Error vs. Temperature and VDD. FIGURE 2-20: Gain Error vs. Temperature and VDD. FIGURE 2-21: VIN High Threshold vs. Temperature and VDD. FIGURE 2-22: VIN Low Threshold vs. Temperature and VDD. FIGURE 2-23: Input Hysteresis vs. Temperature and VDD. FIGURE 2-24: VOUT High Limit vs.Temperature and VDD. FIGURE 2-25: VOUT Low Limit vs. Temperature and VDD. FIGURE 2-26: IOUT High Short vs. Temperature and VDD. FIGURE 2-27: IOUT vs. VOUT. Gain = 2x. FIGURE 2-28: VOUT Rise Time. FIGURE 2-29: VOUT Fall Time. FIGURE 2-30: VOUT Rise Time. FIGURE 2-31: VOUT Rise Time. FIGURE 2-32: VOUT Rise Time Exit Shutdown. FIGURE 2-33: PSRR vs. Frequency. 3.0 Pin descriptions TABLE 3-1: Pin Function Table for MCP4802/4812/4822 3.1 Supply Voltage Pins (VDD, VSS) 3.2 Chip Select (CS) 3.3 Serial Clock Input (SCK) 3.4 Serial Data Input (SDI) 3.5 Latch DAC Input (LDAC) 3.6 Analog Outputs (VOUTA, VOUTB) 4.0 General Overview TABLE 4-1: LSb of each device FIGURE 4-1: Example for INL Error. FIGURE 4-2: Example for DNL Error. 4.1 Circuit Descriptions FIGURE 4-3: Typical Transient Response. FIGURE 4-4: Output Stage for Shutdown Mode. 5.0 Serial Interface 5.1 Overview 5.2 Write Command FIGURE 5-1: Write Command for MCP4822 (12-bit DAC). FIGURE 5-2: Write Command for MCP4812 (10-bit DAC). FIGURE 5-3: Write Command for MCP4802 (8-bit DAC). 6.0 Typical Applications 6.1 Digital Interface 6.2 Power Supply Considerations 6.3 Output Noise Considerations FIGURE 6-1: Typical Connection Diagram. 6.4 Layout Considerations 6.5 Single-Supply Operation 6.6 Bipolar Operation 6.7 Selectable Gain and Offset Bipolar Voltage Output Using a Dual Output DAC 6.8 Designing a Double-Precision DAC Using a Dual DAC 6.9 Building Programmable Current Source 7.0 Development support 7.1 Evaluation and Demonstration Boards 8.0 Packaging Information 8.1 Package Marking Information AMERICAS Corporate Office Atlanta Austin, TX Boston Chicago Cleveland Dallas Detroit Houston, TX Indianapolis Los Angeles New York, NY San Jose, CA Canada - Toronto ASIA/PACIFIC Asia Pacific Office Hong Kong Australia - Sydney China - Beijing China - Chengdu China - Chongqing China - Dongguan China - Hangzhou China - Hong Kong SAR China - Nanjing China - Qingdao China - Shanghai China - Shenyang China - Shenzhen China - Wuhan China - Xian ASIA/PACIFIC China - Xiamen China - Zhuhai India - Bangalore India - New Delhi India - Pune Japan - Osaka Japan - Tokyo Korea - Daegu Korea - Seoul Malaysia - Kuala Lumpur Malaysia - Penang Philippines - Manila Singapore Taiwan - Hsin Chu Taiwan - Kaohsiung Taiwan - Taipei Thailand - Bangkok EUROPE Austria - Wels Denmark - Copenhagen France - Paris Germany - Dusseldorf Germany - Munich Germany - Pforzheim Italy - Milan Italy - Venice Netherlands - Drunen Poland - Warsaw Spain - Madrid Sweden - Stockholm UK - Wokingham Worldwide Sales and Service