Datasheet MCP6V26, MCP6V27, MCP6V28 (Microchip)

FabricanteMicrochip
DescripciónThe MCP6V26/7/8 family of operational amplifiers has input offset voltage correction for very low offset and offset drift
Páginas / Página50 / 1 — MCP6V26/7/8. 620 µA, 2 MHz Auto-Zeroed Op Amps. Features. Description. …
Formato / tamaño de archivoPDF / 2.2 Mb
Idioma del documentoInglés

MCP6V26/7/8. 620 µA, 2 MHz Auto-Zeroed Op Amps. Features. Description. Package Types (top view). MCP6V26. Typical Applications

Datasheet MCP6V26, MCP6V27, MCP6V28 Microchip

Línea de modelo para esta hoja de datos

Versión de texto del documento

link to page 20
MCP6V26/7/8 620 µA, 2 MHz Auto-Zeroed Op Amps Features Description
• High DC Precision: The Microchip Technology Inc. MCP6V26/7/8 family of - V operational amplifiers provides input offset voltage OS Drift: ±50 nV/°C (maximum) - V correction for very low offset and offset drift. These OS: ±2 µV (maximum) devices have a wide gain bandwidth product (2 MHz, - AOL: 125 dB (minimum) typical) and strongly reject switching noise. They are - PSRR: 125 dB (minimum) unity gain stable, have no 1/f noise, and have good - CMRR: 120 dB (minimum) power supply rejection ratio (PSRR) and common - Eni: 1.0 µVP-P (typical), f = 0.1 Hz to 10 Hz mode rejection ratio (CMRR). These products operate - E with a single supply voltage as low as 2.3V, while ni: 0.32 µVP-P (typical), f = 0.01 Hz to 1 Hz drawing 620 µA/amplifier (typical) of quiescent current. • Low Power and Supply Voltages: - I The Microchip Technology Inc. MCP6V26/7/8 op amps Q: 620 µA/amplifier (typical) are offered as a single (MCP6V26), single with Chip - Wide Supply Voltage Range: 2.3V to 5.5V Select (CS) (MCP6V28) and dual (MCP6V27). They • Easy to Use: were designed using an advanced CMOS process. - Rail-to-Rail Input/Output - Gain Bandwidth Product: 2 MHz (typical)
Package Types (top view)
- Unity Gain Stable
MCP6V26 MCP6V26
- Available in Single and Dual MSOP, SOIC 2×3 TDFN * - Single with Chip Select (CS): MCP6V28 NC 1 8 NC NC 1 8 NC • Extended Temperature Range: -40°C to +125°C V V IN– 2 7 VDD VIN– 2 EP 7 DD 9 V
Typical Applications
VIN+ 3 6 VOUT VIN+ 3 6 OUT VSS 4 5 NC VSS 4 5 NC • Portable Instrumentation • Sensor Conditioning
MCP6V27 MCP6V27
4×4 DFN * • Temperature Measurement MSOP, SOIC • DC Offset Correction V 1 8 V OUTA DD V 1 8 V OUTA DD • Medical Instrumentation V V INA– 2 7 OUTB V V INA– 2 EP 7 OUTB VINA+ 3 6 VINB– V 9 INA+ 3 6 VINB–
Design Aids
VSS 4 5 VINB+ VSS 4 5 VINB+ • SPICE Macro Models
MCP6V28 MCP6V28
• FilterLab® Software MSOP, SOIC 2×3 TDFN * • Microchip Advanced Part Selector (MAPS) NC 1 8 CS NC 1 8 CS • Analog Demonstration and Evaluation Boards VIN– 2 7 VDD V V IN– 2 EP 7 DD • Application Notes VIN+ 3 6 VOUT V 9 IN+ 3 6 VOUT VSS 4 5 NC V 4 5 NC
Related Parts
SS Parts with lower power, lower bandwidth and higher * Includes Exposed Thermal Pad (EP); see Table 3-1. noise: • MCP6V01/2/3: Spread clock • MCP6V06/7/8: Non-spread clock © 2011 Microchip Technology Inc. DS25007B-page 1 Document Outline 1.0 Electrical Characteristics 1.1 Absolute Maximum Ratings † 1.2 Specifications TABLE 1-1: DC Electrical Specifications TABLE 1-2: AC Electrical Specifications TABLE 1-3: Digital Electrical Specifications TABLE 1-4: Temperature Specifications 1.3 Timing Diagrams FIGURE 1-1: Amplifier Start Up. FIGURE 1-2: Offset Correction Settling Time. FIGURE 1-3: Output Overdrive Recovery. FIGURE 1-4: Chip Select (MCP6V28). 1.4 Test Circuits FIGURE 1-5: AC and DC Test Circuit for Most Non-Inverting Gain Conditions. FIGURE 1-6: AC and DC Test Circuit for Most Inverting Gain Conditions. FIGURE 1-7: Test Circuit for Dynamic Input Behavior. 2.0 Typical Performance Curves 2.1 DC Input Precision FIGURE 2-1: Input Offset Voltage. FIGURE 2-2: Input Offset Voltage Drift. FIGURE 2-3: Input Offset Voltage Quadratic Temperature Coefficient. FIGURE 2-4: Input Offset Voltage vs. Power Supply Voltage with VCM = VCML. FIGURE 2-5: Input Offset Voltage vs. Power Supply Voltage with VCM = VCMH. FIGURE 2-6: Input Offset Voltage vs. Output Voltage. FIGURE 2-7: Input Offset Voltage vs. Common Mode Voltage with VDD = 2.3V. FIGURE 2-8: Input Offset Voltage vs. Common Mode Voltage with VDD = 5.5V. FIGURE 2-9: CMRR. FIGURE 2-10: PSRR. FIGURE 2-11: DC Open-Loop Gain. FIGURE 2-12: CMRR and PSRR vs. Ambient Temperature. FIGURE 2-13: DC Open-Loop Gain vs. Ambient Temperature. FIGURE 2-14: Input Bias and Offset Currents vs. Common Mode Input Voltage with TA = +85°C. FIGURE 2-15: Input Bias and Offset Currents vs. Common Mode Input Voltage with TA = +125°C. FIGURE 2-16: Input Bias and Offset Currents vs. Ambient Temperature with VDD = +5.5V. FIGURE 2-17: Input Bias Current vs. Input Voltage (below VSS). 2.2 Other DC Voltages and Currents FIGURE 2-18: Input Common Mode Voltage Headroom (Range) vs. Ambient Temperature. FIGURE 2-19: Output Voltage Headroom vs. Output Current. FIGURE 2-20: Output Voltage Headroom vs. Ambient Temperature. FIGURE 2-21: Output Short Circuit Current vs. Power Supply Voltage. FIGURE 2-22: Supply Current vs. Power Supply Voltage. FIGURE 2-23: Power On Reset Trip Voltage. FIGURE 2-24: Power On Reset Voltage vs. Ambient Temperature. 2.3 Frequency Response FIGURE 2-25: CMRR and PSRR vs. Frequency. FIGURE 2-26: Open-Loop Gain vs. Frequency with VDD = 2.3V. FIGURE 2-27: Open-Loop Gain vs. Frequency with VDD = 5.5V. FIGURE 2-28: Gain Bandwidth Product and Phase Margin vs. Ambient Temperature. FIGURE 2-29: Gain Bandwidth Product and Phase Margin vs. Common Mode Input Voltage. FIGURE 2-30: Gain Bandwidth Product and Phase Margin vs. Output Voltage. FIGURE 2-31: Closed-Loop Output Impedance vs. Frequency with VDD = 2.3V. FIGURE 2-32: Closed-Loop Output Impedance vs. Frequency with VDD = 5.5V. FIGURE 2-33: Channel-to-Channel Separation vs. Frequency. FIGURE 2-34: Maximum Output Voltage Swing vs. Frequency. 2.4 Input Noise and Distortion FIGURE 2-35: Input Noise Voltage Density and Integrated Input Noise Voltage vs. Frequency. FIGURE 2-36: Input Noise Voltage Density vs. Input Common Mode Voltage. FIGURE 2-37: Intermodulation Distortion vs. Frequency with VCM Disturbance (see Figure 1-7). FIGURE 2-38: Intermodulation Distortion vs. Frequency with VDD Disturbance (see Figure 1-7). FIGURE 2-39: Input Noise vs. Time with 1 Hz and 10 Hz Filters and VDD =2.3V. FIGURE 2-40: Input Noise vs. Time with 1 Hz and 10 Hz Filters and VDD =5.5V. 2.5 Time Response FIGURE 2-41: Input Offset Voltage vs. Time with Temperature Change. FIGURE 2-42: Input Offset Voltage vs. Time at Power Up. FIGURE 2-43: The MCP6V26/7/8 Device Shows No Input Phase Reversal with Overdrive. FIGURE 2-44: Non-inverting Small Signal Step Response. FIGURE 2-45: Non-inverting Large Signal Step Response. FIGURE 2-46: Inverting Small Signal Step Response. FIGURE 2-47: Inverting Large Signal Step Response. FIGURE 2-48: Slew Rate vs. Ambient Temperature. FIGURE 2-49: Output Overdrive Recovery vs. Time with G = -100 V/V. FIGURE 2-50: Output Overdrive Recovery Time vs. Inverting Gain. 2.6 Chip Select Response (MCP6V28 only) FIGURE 2-51: Chip Select Current vs. Power Supply Voltage. FIGURE 2-52: Power Supply Current vs. Chip Select Voltage with VDD = 2.3V. FIGURE 2-53: Power Supply Current vs. Chip Select Voltage with VDD = 5.5V. FIGURE 2-54: Chip Select Current vs. Chip Select Voltage. FIGURE 2-55: Chip Select Voltage, Output Voltage vs. Time with VDD = 2.3V. FIGURE 2-56: Chip Select Voltage, Output Voltage vs. Time with VDD = 5.5V. FIGURE 2-57: Chip Select Relative Logic Thresholds vs. Ambient Temperature. FIGURE 2-58: Chip Select Hysteresis. FIGURE 2-59: Chip Select Turn On Time vs. Ambient Temperature. FIGURE 2-60: Chip Select’s Pull-down Resistor (RPD) vs. Ambient Temperature. FIGURE 2-61: Quiescent Current in Shutdown vs. Power Supply Voltage. 3.0 Pin Descriptions TABLE 3-1: Pin Function Table 3.1 Analog Outputs 3.2 Analog Inputs 3.3 Power Supply Pins 3.4 Chip Select (CS) Digital Input 3.5 Exposed Thermal Pad (EP) 4.0 Applications 4.1 Overview of Auto-Zeroing Operation FIGURE 4-1: Simplified Auto-Zeroed Op Amp Functional Diagram. FIGURE 4-2: Normal Mode of Operation (f1); Equivalent Amplifier Diagram. FIGURE 4-3: Auto-zeroing Mode of Operation (f2); Equivalent Diagram. 4.2 Other Functional Blocks FIGURE 4-4: Simplified Analog Input ESD Structures. FIGURE 4-5: Protecting the Analog Inputs Against High Voltages. FIGURE 4-6: Protecting the Analog Inputs Against High Currents. 4.3 Application Tips FIGURE 4-7: Output Resistor, RISO, Stabilizes Capacitive Loads. FIGURE 4-8: Recommended RISO values for Capacitive Loads. FIGURE 4-9: Output Load. FIGURE 4-10: Amplifier with Parasitic Capacitance. FIGURE 4-11: Additional Supply Filtering. 4.4 Typical Applications FIGURE 4-12: Simple Design. FIGURE 4-13: High Performance Design. FIGURE 4-14: RTD Sensor. FIGURE 4-15: Thermocouple Sensor; Simplified Circuit. FIGURE 4-16: Thermocouple Sensor. FIGURE 4-17: Offset Correction. FIGURE 4-18: Precision Comparator. 5.0 Design Aids 5.1 SPICE Macro Model 5.2 FilterLab® Software 5.3 Microchip Advanced Part Selector (MAPS) 5.4 Analog Demonstration and Evaluation Boards 5.5 Application Notes 6.0 Packaging Information 6.1 Package Marking Information Appendix A: Revision History Appendix B: Offset Related Test Screens Product Identification System Trademarks Worldwide Sales and Service