Datasheet AD8310 (Analog Devices) - 8

FabricanteAnalog Devices
DescripciónFast, Voltage-Out, DC to 440 MHz, 95 dB Logarithmic Amplifier
Páginas / Página25 / 8 — AD8310. 500mV PER. 100pF. VERTICAL. VOUT. DIVISION. 3300pF. OUT. VERTICAL …
RevisiónF
Formato / tamaño de archivoPDF / 436 Kb
Idioma del documentoInglés

AD8310. 500mV PER. 100pF. VERTICAL. VOUT. DIVISION. 3300pF. OUT. VERTICAL DIVISION. 0.01. 25ns PER HORIZONTAL DIVISION. GROUND REFERENCE

AD8310 500mV PER 100pF VERTICAL VOUT DIVISION 3300pF OUT VERTICAL DIVISION 0.01 25ns PER HORIZONTAL DIVISION GROUND REFERENCE

Línea de modelo para esta hoja de datos

Versión de texto del documento

AD8310 500mV PER 100pF VERTICAL VOUT DIVISION 3300pF V 500mV PER OUT VERTICAL DIVISION 0.01
μ
F 25ns PER HORIZONTAL DIVISION GROUND REFERENCE GROUND REFERENCE 10mV PER VERTICAL DIVISION 50
μ
s PER INPUT HORIZONTAL DIVISION
01084-009 01084-010 Figure 9. Small-Signal AC Response of RSSI Output with External BFIN Figure 12. Small-Signal RSSI Pulse Response Capacitance of 100 pF, 3300 pF, and 0.01 μF with RL = 402 Ω and CL = 68 pF
200
Ω
VOUT VOUT CURVES 100
Ω
154
Ω
OVERLAP 500mV PER 500mV PER VERTICAL VERTICAL DIVISION DIVISION GND REFERENCE GND REFERENCE INPUT INPUT 500mV PER 100ns PER 500mV PER 100ns PER VERTICAL HORIZONTAL VERTICAL HORIZONTAL DIVISION DIVISION DIVISION DIVISION
01084-005 01084-007 Figure 10. Large-Signal RSSI Pulse Response with CL = 100 pF Figure 13. Large-Signal RSSI Pulse Response with RL = 100 Ω and RL = 100 Ω, 154 Ω, and 200 Ω and CL = 33 pF, 68 pF, and 100 pF
100ns PER VOUT HORIZONTAL VOUT DIVISION 100ns PER 500mV PER 200mV PER HORIZONTAL VERTICAL VERTICAL DIVISION DIVISION DIVISION GND REFERENCE GND REFERENCE INPUT INPUT 500mV PER –3dBV INPUT 20mV PER VERTICAL LEVEL SHOWN VERTICAL DIVISION HERE DIVISION
01084-006 01084-008 Figure 11. RSSI Pulse Response with RL = 402 Ω and CL = 68 pF, Figure 14. Small-Signal RSSI Pulse Response with RL = 50 Ω for Inputs Stepped from 0 dBV to −33 dBV, −23 dBV, −13 dBV, and −3 dBV and Back Termination of 50 Ω (Total Load = 100 Ω) Rev. F | Page 7 of 24 Document Outline FEATURES APPLICATIONS FUNCTIONAL BLOCK DIAGRAM GENERAL DESCRIPTION TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS THEORY OF OPERATION PROGRESSIVE COMPRESSION SLOPE AND INTERCEPT CALIBRATION OFFSET CONTROL PRODUCT OVERVIEW ENABLE INTERFACE INPUT INTERFACE OFFSET INTERFACE OUTPUT INTERFACE USING THE AD8310 BASIC CONNECTIONS TRANSFER FUNCTION IN TERMS OF SLOPE AND INTERCEPT dBV vs. dBm INPUT MATCHING NARROW-BAND MATCHING GENERAL MATCHING PROCEDURE Step 1: Tune Out CIN Step 2: Calculate CO and LO Step 3: Split CO into Two Parts Step 4: Calculate LM SLOPE AND INTERCEPT ADJUSTMENTS INCREASING THE SLOPE TO A FIXED VALUE OUTPUT FILTERING LOWERING THE HIGH-PASS CORNER FREQUENCY OF THE OFFSET COMPENSATION LOOP APPLICATIONS INFORMATION CABLE-DRIVING DC-COUPLED INPUT EVALUATION BOARD DIE INFORMATION OUTLINE DIMENSIONS ORDERING GUIDE