Datasheet ADL5506 (Analog Devices) - 10
| Fabricante | Analog Devices |
| Descripción | 30 MHz to 4.5 GHz, 45 dB RF Detector |
| Páginas / Página | 25 / 10 — ADL5506. Data Sheet. PIN CONFIGURATION AND FUNCTION DESCRIPTIONS. CFLT. … |
| Revisión | A |
| Formato / tamaño de archivo | PDF / 1.3 Mb |
| Idioma del documento | Inglés |
ADL5506. Data Sheet. PIN CONFIGURATION AND FUNCTION DESCRIPTIONS. CFLT. ENBL. VPOS. VLOG. RFIN. COMM. TOP VIEW. (BALL SIDE DOWN)
Versión de texto del documento
link to page 20 link to page 21
ADL5506 Data Sheet PIN CONFIGURATION AND FUNCTION DESCRIPTIONS ADL5506 CFLT 1 6 ENBL VPOS 2 5 VLOG RFIN 3 4 COMM TOP VIEW
002
(BALL SIDE DOWN)
8-
Not to Scale
176 1 Figure 2. Pin Configuration
Table 3. Pin Function Descriptions Pin No. Mnemonic Description
1 CFLT Connection for an External Capacitor, CFLT, to Reduce the Modulation Content from the Output Voltage. It also slows the response of the output and reduces the noise seen on the output. The capacitor is connected between CFLT and VLOG. See the Filter Capacitor section for choosing the correct CFLT value. 2 VPOS Positive Supply. The positive supply voltage (VPOS) range is from 2.5 V to 5.5 V. Use decoupling capacitors near this pin on the printed circuit board. 3 RFIN RF Input. 5 pF ac coupling capacitor on chip. Connect a 52.3 Ω shunt resistor near this pin for broadband 50 Ω match. See the Input Coupling Options section for more matching options. 4 COMM Device Common (Ground). Connect this pin to system ground using a low impedance path. 5 VLOG Logarithmic Output. The output voltage (VLog) increases with increasing input amplitude. The output is proportional to the logarithm of the input signal level. 6 ENBL Device Enable. Connect the ENBL pin to a logic high (1.2 V to VPOS) to enable the device. Connect the ENBL pin to a logic low (0 V to 0.5 V) to disable the device. Rev. A | Page 8 of 23 Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION FUNCTIONAL BLOCK DIAGRAM TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS MEASUREMENT SETUPS THEORY OF OPERATION APPLICATIONS INFORMATION BASIC CONNECTIONS TRANSFER FUNCTION IN TERMS OF SLOPE AND INTERCEPT LOG CONFORMANCE ERROR CALCULATION Filter Capacitor Input Coupling Options Effect of Waveform Type on Intercept Temperature Drift at High Frequencies Operation Above 4.5 GHz VLOG Output Noise VLOG Pulse Response Time Device Handling EVALUATION BOARD LAND PATTERN AND SOLDERING INFORMATION OUTLINE DIMENSIONS ORDERING GUIDE
ADL5506 Data Sheet PIN CONFIGURATION AND FUNCTION DESCRIPTIONS ADL5506 CFLT 1 6 ENBL VPOS 2 5 VLOG RFIN 3 4 COMM TOP VIEW
002
(BALL SIDE DOWN)
8-
Not to Scale
176 1 Figure 2. Pin Configuration
Table 3. Pin Function Descriptions Pin No. Mnemonic Description
1 CFLT Connection for an External Capacitor, CFLT, to Reduce the Modulation Content from the Output Voltage. It also slows the response of the output and reduces the noise seen on the output. The capacitor is connected between CFLT and VLOG. See the Filter Capacitor section for choosing the correct CFLT value. 2 VPOS Positive Supply. The positive supply voltage (VPOS) range is from 2.5 V to 5.5 V. Use decoupling capacitors near this pin on the printed circuit board. 3 RFIN RF Input. 5 pF ac coupling capacitor on chip. Connect a 52.3 Ω shunt resistor near this pin for broadband 50 Ω match. See the Input Coupling Options section for more matching options. 4 COMM Device Common (Ground). Connect this pin to system ground using a low impedance path. 5 VLOG Logarithmic Output. The output voltage (VLog) increases with increasing input amplitude. The output is proportional to the logarithm of the input signal level. 6 ENBL Device Enable. Connect the ENBL pin to a logic high (1.2 V to VPOS) to enable the device. Connect the ENBL pin to a logic low (0 V to 0.5 V) to disable the device. Rev. A | Page 8 of 23 Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION FUNCTIONAL BLOCK DIAGRAM TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS MEASUREMENT SETUPS THEORY OF OPERATION APPLICATIONS INFORMATION BASIC CONNECTIONS TRANSFER FUNCTION IN TERMS OF SLOPE AND INTERCEPT LOG CONFORMANCE ERROR CALCULATION Filter Capacitor Input Coupling Options Effect of Waveform Type on Intercept Temperature Drift at High Frequencies Operation Above 4.5 GHz VLOG Output Noise VLOG Pulse Response Time Device Handling EVALUATION BOARD LAND PATTERN AND SOLDERING INFORMATION OUTLINE DIMENSIONS ORDERING GUIDE