Datasheet AD8290 (Analog Devices) - 7
| Fabricante | Analog Devices |
| Descripción | G = 50, CMOS Sensor Amplifier with Current Excitation |
| Páginas / Página | 21 / 7 — AD8290. PIN CONFIGURATION AND FUNCTION DESCRIPTIONS. IOU. NC 1. 12 NC. … |
| Revisión | B |
| Formato / tamaño de archivo | PDF / 478 Kb |
| Idioma del documento | Inglés |
AD8290. PIN CONFIGURATION AND FUNCTION DESCRIPTIONS. IOU. NC 1. 12 NC. VCC 2. 11 RSET. TOP. ENBL 3. VIEW. 10 GND. (Not to Scale). VOUT 4
Versión de texto del documento
link to page 7 link to page 7 link to page 7 link to page 7 link to page 7 link to page 7 link to page 7 link to page 7 link to page 7
AD8290 PIN CONFIGURATION AND FUNCTION DESCRIPTIONS P N T N N NC VI VI IOU 6 5 4 3 1 1 1 1 NC 1 12 NC AD8290 VCC 2 11 RSET TOP ENBL 3 VIEW 10 GND (Not to Scale) VOUT 4 9 NC 5 6 7 8 2 1
02
NC NC
0
CF CF
5- 74
NC = NO CONNECT
06 Figure 2. Pin Configuration
Table 4. Pin Function Descriptions Pin No. Mnemonic Description
1 NC Tie to Ground1 or Pin 16. 2 VCC Positive Power Supply Voltage. 3 ENBL Logic 1 enables the part, and Logic 0 disables the part. 4 VOUT Open End of Internal 10 kΩ Resistor. Tie one end of external antialiasing filter capacitor (6.8 nF) to this pin, and tie the other end to ground.1 5 CF2 Tie one end of the CFILTER (68 nF) that is in parallel with the internal gain resistor to this pin. 6 CF1 Tie the other end of the CFILTER (68 nF) that is in parallel with the internal gain resistor to this pin. 7 NC Tie to Ground.1 8 NC Tie to Ground.1 9 NC Tie to Ground.1 10 GND Ground1 or Negative Power Supply Voltage. 11 RSET Tie one end of Resistor RSET to this pin to set the excitation current and tie the other end of Resistor RSET to Pin 10. 12 NC Tie to Ground.1 13 IOUT Excitation Current Output. Tie one end of CBRIDGE (0.1 μF) to this pin and tie the other end of CBRIDGE to ground.1 14 VINN Negative Input Terminal. 15 VINP Positive Input Terminal. 16 NC Tie to Ground1 or Pin 1. 17/Pad NC Pad should be floating and not tied to any potential. 1 During dual-supply operation, ground becomes the negative power supply voltage. Rev. B | Page 6 of 20 Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION FUNCTIONAL BLOCK DIAGRAM TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS THERMAL RESISTANCE ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS THEORY OF OPERATION AMPLIFIER HIGH POWER SUPPLY REJECTION (PSR) AND COMMON-MODE REJECTION (CMR) 1/f NOISE CORRECTION CURRENT SOURCE APPLICATIONS INFORMATION TYPICAL CONNECTIONS CURRENT EXCITATION ENABLE/DISABLE FUNCTION OUTPUT FILTERING CLOCK FEEDTHROUGH MAXIMIZING PERFORMANCE THROUGH PROPER LAYOUT POWER SUPPLY BYPASSING DUAL-SUPPLY OPERATION PRESSURE SENSOR BRIDGE APPLICATION TEMPERATURE SENSOR APPLICATION ADC/MICROCONTROLLER OUTLINE DIMENSIONS ORDERING GUIDE
AD8290 PIN CONFIGURATION AND FUNCTION DESCRIPTIONS P N T N N NC VI VI IOU 6 5 4 3 1 1 1 1 NC 1 12 NC AD8290 VCC 2 11 RSET TOP ENBL 3 VIEW 10 GND (Not to Scale) VOUT 4 9 NC 5 6 7 8 2 1
02
NC NC
0
CF CF
5- 74
NC = NO CONNECT
06 Figure 2. Pin Configuration
Table 4. Pin Function Descriptions Pin No. Mnemonic Description
1 NC Tie to Ground1 or Pin 16. 2 VCC Positive Power Supply Voltage. 3 ENBL Logic 1 enables the part, and Logic 0 disables the part. 4 VOUT Open End of Internal 10 kΩ Resistor. Tie one end of external antialiasing filter capacitor (6.8 nF) to this pin, and tie the other end to ground.1 5 CF2 Tie one end of the CFILTER (68 nF) that is in parallel with the internal gain resistor to this pin. 6 CF1 Tie the other end of the CFILTER (68 nF) that is in parallel with the internal gain resistor to this pin. 7 NC Tie to Ground.1 8 NC Tie to Ground.1 9 NC Tie to Ground.1 10 GND Ground1 or Negative Power Supply Voltage. 11 RSET Tie one end of Resistor RSET to this pin to set the excitation current and tie the other end of Resistor RSET to Pin 10. 12 NC Tie to Ground.1 13 IOUT Excitation Current Output. Tie one end of CBRIDGE (0.1 μF) to this pin and tie the other end of CBRIDGE to ground.1 14 VINN Negative Input Terminal. 15 VINP Positive Input Terminal. 16 NC Tie to Ground1 or Pin 1. 17/Pad NC Pad should be floating and not tied to any potential. 1 During dual-supply operation, ground becomes the negative power supply voltage. Rev. B | Page 6 of 20 Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION FUNCTIONAL BLOCK DIAGRAM TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS THERMAL RESISTANCE ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS THEORY OF OPERATION AMPLIFIER HIGH POWER SUPPLY REJECTION (PSR) AND COMMON-MODE REJECTION (CMR) 1/f NOISE CORRECTION CURRENT SOURCE APPLICATIONS INFORMATION TYPICAL CONNECTIONS CURRENT EXCITATION ENABLE/DISABLE FUNCTION OUTPUT FILTERING CLOCK FEEDTHROUGH MAXIMIZING PERFORMANCE THROUGH PROPER LAYOUT POWER SUPPLY BYPASSING DUAL-SUPPLY OPERATION PRESSURE SENSOR BRIDGE APPLICATION TEMPERATURE SENSOR APPLICATION ADC/MICROCONTROLLER OUTLINE DIMENSIONS ORDERING GUIDE