AD7716Table I. Typical Usable Dynamic Range, RMS Noise and Filter Settling Time vs. Filter Cutoff FrequencyProgrammed CutoffOutput UpdateUsable DynamicRMS NoiseFilter Settling Time toAbsolute GroupNFrequency (Hz)Rate (Hz)Range (dB)( m V) 6 0.0007% FS (ms)Delay (ms) 0 584 2232 99 21 1.35 0.675 1 292 1116 102 14 2.7 1.35 2 146 558 105 10 5.4 2.7 3 73 279 108 7 10.8 5.4 4 36.5 140 111 5 21.6 10.8 NOTE Usable Dynamic Range is defined as the ratio of the rms full-scale reading (sine wave input) to the rms noise of the converter. CONTROL REGISTER TIMING CHARACTERISTICS1, 2 (AVDD = DVDD = +5 V 6 5%; AVSS = –5 V 6 5%; AGND = DGND = 0 V; fCLKIN = 8 MHz; Input Levels: Logic 0 = 0 V, Logic 1 = DVDD; unless otherwise noted)Limit at TMIN, TMAXParameter(B Version)UnitsConditions/Comments t1 1/fCLKIN ns min SCLK Period t2 77 ns min SCLK Width t3 30 ns min TFS Setup Time t4 20 ns min SDATA Setup Time t5 10 ns min SDATA Hold Time t6 20 ns min TFS Hold Time NOTES 1Sample tested at +25°C to ensure compliance. All input signals are specified with tr = tf = 5 ns (10% to 90% of 5 V) and timed from a voltage level of 1.6 V. 2See Figure 2. 3CLKIN Duty Cycle range is 40% to 60%. 1.6mAIOLTOOUTPUT+2.1VPINCL50pF200 µ AIOH Figure 1. Load Circuit for Access Time and Bus Relinquish Time t2t1SCLK (I)t2t6tTFS (I)3t4t5DB0DB1DB2DB3DB4DB5DB6DB7SDATA (I)(DB8)(DB9)(DB10)(DB11)(DB12)(DB13)(DB14)(DB15) Figure 2. Control Register Timing Diagram REV. A –3–