Datasheet AD9201 (Analog Devices)
Fabricante | Analog Devices |
Descripción | Dual Channel 20 MHz 10-Bit Resolution CMOS ADC |
Páginas / Página | 21 / 1 — Dual Channel, 20 MHz 10-Bit. Resolution CMOS ADC. AD9201. FEATURES. … |
Revisión | D |
Formato / tamaño de archivo | PDF / 473 Kb |
Idioma del documento | Inglés |
Dual Channel, 20 MHz 10-Bit. Resolution CMOS ADC. AD9201. FEATURES. FUNCTIONAL BLOCK DIAGRAM. Complete Dual Matching ADCs. AVDD. AVSS
Línea de modelo para esta hoja de datos
Versión de texto del documento
a
Dual Channel, 20 MHz 10-Bit Resolution CMOS ADC AD9201 FEATURES FUNCTIONAL BLOCK DIAGRAM Complete Dual Matching ADCs AVDD AVSS CLOCK DVDD DVSS Low Power Dissipation: 215 mW (+3 V Supply) Single Supply: 2.7 V to 5.5 V IINA I "I" ADC AD9201 SLEEP Differential Nonlinearity Error: 0.4 LSB REGISTER IINB SELECT On-Chip Analog Input Buffers IREFB REFERENCE On-Chip Reference BUFFER IREFT Signal-to-Noise Ratio: 57.8 dB THREE- QREFB ASYNCHRONOUS STATE DATA Over Nine Effective Bits QREFT MULTIPLEXER OUTPUT 10 BITS BUFFER Spurious-Free Dynamic Range: –73 dB VREF 1V No Missing Codes Guaranteed REFSENSE CHIP 28-Lead SSOP QINB SELECT Q "Q" ADC REGISTER QINA PRODUCT DESCRIPTION PRODUCT HIGHLIGHTS
The AD9201 is a complete dual channel, 20 MSPS, 10-bit 1. Dual 10-Bit, 20 MSPS ADCs CMOS ADC. The AD9201 is optimized specifically for applica- A pair of high performance 20 MSPS ADCs that are opti- tions where close matching between two ADCs is required (e.g., mized for spurious free dynamic performance are provided for I/Q channels in communications applications). The 20 MHz encoding of I and Q or diversity channel information. sampling rate and wide input bandwidth will cover both narrow- 2. Low Power band and spread-spectrum channels. The AD9201 integrates two Complete CMOS Dual ADC function consumes a low 10-bit, 20 MSPS ADCs, two input buffer amplifiers, an internal 215 mW on a single supply (on 3 V supply). The AD9201 voltage reference and multiplexed digital output buffers. operates on supply voltages from 2.7 V to 5.5 V. Each ADC incorporates a simultaneous sampling sample-and- 3. On-Chip Voltage Reference hold amplifier at its input. The analog inputs are buffered; no The AD9201 includes an on-chip compensated bandgap external input buffer op amp will be required in most applica- voltage reference pin programmable for 1 V or 2 V. tions. The ADCs are implemented using a multistage pipeline architecture that offers accurate performance and guarantees no 4. On-chip analog input buffers eliminate the need for external missing codes. The outputs of the ADCs are ported to a multi- op amps in most applications. plexed digital output buffer. 5. Single 10-Bit Digital Output Bus The AD9201 is manufactured on an advanced low cost CMOS The AD9201 ADC outputs are interleaved onto a single process, operates from a single supply from 2.7 V to 5.5 V, and output bus saving board space and digital pin count. consumes 215 mW of power (on 3 V supply). The AD9201 input 6. Small Package structure accepts either single-ended or differential signals, The AD9201 offers the complete integrated function in a providing excellent dynamic performance up to and beyond compact 28-lead SSOP package. its 10 MHz Nyquist input frequencies. 7. Product Family The AD9201 dual ADC is pin compatible with a dual 8-bit ADC (AD9281) and has a companion dual DAC product, the AD9761 dual DAC. REV. D Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
use, nor for any infringements of patents or other rights of third parties
Tel: 781/329-4700 World Wide Web Site: http://www.analog.com
which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Fax: 781/326-8703 © Analog Devices, Inc., 1999