Datasheet AD7485 (Analog Devices) - 5

FabricanteAnalog Devices
Descripción14-Bit, 1 MSPS SAR ADC
Páginas / Página15 / 5 — AD7485. ABSOLUTE MAXIMUM RATINGS*. CAUTION. WARNING!. ESD SENSITIVE …
RevisiónA
Formato / tamaño de archivoPDF / 826 Kb
Idioma del documentoInglés

AD7485. ABSOLUTE MAXIMUM RATINGS*. CAUTION. WARNING!. ESD SENSITIVE DEVICE. PIN CONFIGURATION. GND. DGND. RESET. CONVST. SCO

AD7485 ABSOLUTE MAXIMUM RATINGS* CAUTION WARNING! ESD SENSITIVE DEVICE PIN CONFIGURATION GND DGND RESET CONVST SCO

Línea de modelo para esta hoja de datos

Versión de texto del documento

AD7485 ABSOLUTE MAXIMUM RATINGS*
JA Thermal Impedance . 50°C/W (T A = 25°C, unless otherwise noted.) JC Thermal Impedance . 10°C/W V Lead Temperature, Soldering DD to GND . –0.3 V to +7 V V Vapor Phase (60 sec) . 215°C DRIVE to GND . –0.3 V to +7 V Analog Input Voltage to GND . –0.3 V to AV Infrared (15 sec) . 220°C DD + 0.3 V Digital Input Voltage to GND . –0.3 V to V ESD . 1 kV DRIVE + 0.3 V REFIN to GND . –0.3 V to AV *Stresses above those listed under Absolute Maximum Ratings may cause perma- DD + 0.3 V nent damage to the device. This is a stress rating only; functional operation of the Input Current to Any Pin except Supplies . ± 10 mA device at these or any other conditions above those listed in the operational sections Operating Temperature Range of this specification is not implied. Exposure to absolute maximum rating condi- Commercial . –40°C to +85°C tions for extended periods may affect device reliability. Storage Temperature Range . –65°C to +150°C Junction Temperature . 150°C
CAUTION
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate
WARNING!
on the human body and test equipment and can discharge without detection. Although the AD7485 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid
ESD SENSITIVE DEVICE
performance degradation or loss of functionality.
PIN CONFIGURATION DD DD GND GND A A AV DV DGND DGND RESET CONVST SCO DGND DGND DGND 48 47 46 45 44 43 42 41 40 39 38 37 AV 1 36 DD SMODE PIN 1 C 2 IDENTIFIER BIAS 35 TFS AGND 3 34 DGND AGND 4 33 DGND AV 5 32 DD VDRIVE AGND 6 AD7485 31 DGND TOP VIEW VIN 7 30 (Not to Scale) DGND REFOUT 8 29 DVDD REFIN 9 28 DGND REFSEL 10 27 DGND 11 AGND 26 DGND AGND 12 25 DGND 13 14 15 16 17 18 19 20 21 22 23 24 DD AV GND GND NAP SDO A A STBY MCLK DGND DGND DGND DGND DGND
–4– REV. A Document Outline FEATURES GENERAL DESCRIPTION FUNCTIONAL BLOCK DIAGRAM SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS ORDERING GUIDE PIN CONFIGURATION PIN FUNCTION DESCRIPTIONS TERMINOLOGY Integral Nonlinearity Differential Nonlinearity Offset Error Gain Error Track/Hold Acquisition Time Signal to (Noise + Distortion) Ratio Total Harmonic Distortion Peak Harmonic or Spurious Noise Intermodulation Distortion Typical Performance Characteristics CIRCUIT DESCRIPTION CONVERTER OPERATION ADC TRANSFER FUNCTION POWER SAVING SERIAL INTERFACE Driving the CONVST Pin Board Layout and Grounding OUTLINE DIMENSIONS