Datasheet AD7798, AD7799 (Analog Devices) - 6

link to page 7 link to page 7 link to page 6 link to page 6 link to page 6 link to page 6 link to page 6 link to page 6 link to page 6
AD7798/AD7799 Data Sheet TIMING CHARACTERISTICS
AVDD = 2.7 V to 5.25 V, DVDD = 2.7 V to 5.25 V, GND = 0 V, Input Logic 0 = 0 V, Input Logic 1 = DVDD, unless otherwise noted.
Table 2. Parameter1, 2 Limit at TMIN, TMAX (B Version) Unit Conditions/Comments
t3 100 ns min SCLK high pulse width t4 100 ns min SCLK low pulse width Read Operation t1 0 ns min CS falling edge to DOUT/RDY active time 60 ns max DVDD = 4.75 V to 5.25 V 80 ns max DVDD = 2.7 V to 3.6 V t 3 2 0 ns min SCLK active edge to data valid delay4 60 ns max DVDD = 4.75 V to 5.25 V 80 ns max DVDD = 2.7 V to 3.6 V t 5, 6 5 10 ns min Bus relinquish time after CS inactive edge 80 ns max t6 0 ns min SCLK inactive edge to CS inactive edge t7 10 ns min SCLK inactive edge to DOUT/RDY high Write Operation t8 0 ns min CS falling edge to SCLK active edge setup time4 t9 30 ns min Data valid to SCLK edge setup time t10 25 ns min Data valid to SCLK edge hold time t11 0 ns min CS rising edge to SCLK edge hold time 1 Sample tested during initial release to ensure compliance. All input signals are specified with tR = tF = 5 ns (10% to 90% of DVDD) and timed from a voltage level of 1.6 V. 2 See Figure 3 and Figure 4. 3 These times are measured with the load circuit of Figure 2 and defined as the time required for the output to cross the VOL or VOH limits. 4 SCLK active edge is the falling edge of SCLK. 5 These times are derived from the measured time taken by the data output to change 0.5 V when loaded with the circuit of Figure 2. The measured time is then extrapolated back to remove the effects of charging or discharging the 50 pF capacitor. This means that the times quoted in the timing characteristics are the true bus relinquish times of the part and, as such, are independent of external bus loading capacitances. 6 RDY returns high after a read of the ADC. In single-conversion mode and continuous-conversion mode, data can be reread, if required, while RDY is high, but care should be taken to ensure that subsequent reads do not occur close to the next output update. In continuous read mode, the digital word can be read only once.
ISINK (1.6mA WITH DVDD = 5V, 100µA WITH DVDD = 3V) TO OUTPUT 1.6V PIN 50pF ISOURCE (200µA WITH DVDD = 5V,
002
100µA WITH DVDD = 3V)
04856- Figure 2. Load Circuit for Timing Characterization Rev. B | Page 6 of 28 Document Outline Features Interface Applications Functional Block Diagram General Description Revision History Specifications Timing Characteristics Absolute Maximum Ratings ESD Caution Pin Configuration and Function Descriptions Output Noise and Resolution Specifications AD7798 AD7799 Typical Performance Characteristics On-Chip Registers Communication Register RS2, RS1, RS0 = 0, 0, 0 Status Register RS2, RS1, RS0 = 0, 0, 0; Power-On/Reset = 0x80 (AD7798)/0x88 (AD7799) Mode Register RS2, RS1, RS0 = 0, 0, 1; Power-On/Reset = 0x000A Configuration Register RS2, RS1, RS0 = 0, 1, 0; Power-On/Reset = 0x0710 Data Register RS2, RS1, RS0 = 0, 1, 1; Power-On/Reset = 0x0000(00) ID Register RS2, RS1, RS0 = 1, 0, 0; Power-On/Reset = 0xX8 (AD7798)/0xX9 (AD7799) IO Register RS2, RS1, RS0 = 1, 0, 1; Power-On/Reset = 0x00 Offset Register RS2, RS1, RS0 = 1, 1, 0; Power-On/Reset = 0x8000(AD7798)/0x800000 (AD7799) Full-Scale Register RS2, RS1, RS0 = 1, 1, 1; Power-On/Reset = 0x5XXX (AD7798)/0x5XXX00 (AD7799) ADC Circuit Information Overview Digital Interface Single-Conversion Mode Continuous-Conversion Mode Continuous Read Circuit Description Analog Input Channel Instrumentation Amplifier Bipolar/Unipolar Configuration Data Output Coding Burnout Currents Reference Reference Detect Reset AVDD Monitor Calibration Grounding and Layout Applications Information Weigh Scales Outline Dimensions Ordering Guide