Datasheet AD7329 (Analog Devices) - 5

link to page 7 link to page 7 link to page 7 link to page 7 link to page 7 link to page 7 link to page 7 link to page 7 link to page 7 link to page 7 link to page 7 link to page 7 link to page 7 link to page 7 link to page 7 link to page 7 link to page 7 link to page 7 link to page 7 link to page 7 link to page 7 link to page 7 link to page 7 link to page 7
AD7329 Data Sheet B Version Parameter1 Min Typ Max Unit Test Conditions/Comments
DC ACCURACY4 All dc accuracy specifications are typical for 0 V to 10 V mode Single-ended/pseudo differential mode 1 LSB = FSR/4096, unless otherwise noted Differential mode 1 LSB = FSR/8192, unless otherwise noted Resolution 13 Bits No Missing Codes 12-bit Bits Differential mode plus sign (13 bits) 11-bit Bits Single-ended/pseudo differential mode plus sign (12 bits) Integral Nonlinearity2 ±1.1 LSB Differential mode ±1 LSB Single-ended/pseudo differential mode −0.7/+1.2 LSB Single-ended/pseudo differential mode (LSB = FSR/8192) Differential Nonlinearity2 −0.9/+1.5 LSB Differential mode; guaranteed no missing codes to 13 bits ±0.9 LSB Single-ended mode; guaranteed no missing codes to 12 bits −0.7/+1 LSB Single-ended/pseudo differential mode (LSB = FSR/8192) Offset Error2, 5 −4/+9 LSB Single-ended/pseudo differential mode −7/+10 LSB Differential mode Offset Error Match2, 5 ±0.6 LSB Single-ended/pseudo differential mode ±0.5 LSB Differential mode Gain Error2, 5 ±8.0 LSB Single-ended/pseudo differential mode ±14 LSB Differential mode Gain Error Match2, 5 ±0.5 LSB Single-ended/pseudo differential mode ±0.5 LSB Differential mode Positive Full-Scale Error2, 6 ±4 LSB Single-ended/pseudo differential mode ±7 LSB Differential mode Positive Full-Scale Error Match2, 6 ±0.5 LSB Single-ended/pseudo differential mode ±0.5 LSB Differential mode Bipolar Zero Code Error2, 6 ±8.5 LSB Single-ended/pseudo differential mode ±7.5 LSB Differential mode Bipolar Zero Code Error Match2, 6 ±0.5 LSB Single-ended/pseudo differential mode ±0.5 LSB Differential mode Negative Full-Scale Error2, 6 ±4 LSB Single-ended/pseudo differential mode ±6 LSB Differential mode Negative Full-Scale Error Match2, 6 ±0.5 LSB Single-ended/pseudo differential mode ±0.5 LSB Differential mode Rev. C | Page 4 of 38 Document Outline FEATURES FUNCTIONAL BLOCK DIAGRAM GENERAL DESCRIPTION PRODUCT HIGHLIGHTS TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS TIMING SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS TERMINOLOGY THEORY OF OPERATION CIRCUIT INFORMATION CONVERTER OPERATION OUTPUT CODING TRANSFER FUNCTIONS ANALOG INPUT STRUCTURE TRACK-AND-HOLD SECTION TYPICAL CONNECTION DIAGRAM ANALOG INPUT Single-Ended Inputs True Differential Mode Pseudo Differential Inputs DRIVER AMPLIFIER CHOICE REGISTERS ADDRESSING REGISTERS CONTROL REGISTER SEQUENCE REGISTER RANGE REGISTERS SEQUENCER OPERATION REFERENCE VDRIVE TEMPERATURE INDICATOR MODES OF OPERATION NORMAL MODE(PM1 = PM0 = 0) FULL SHUTDOWN MODE(PM1 = PM0 = 1) AUTOSHUTDOWN MODE(PM1 = 1, PM0 = 0) AUTOSTANDBY MODE(PM1 = 0, PM0 =1) POWER VS. THROUGHPUT RATE SERIAL INTERFACE MICROPROCESSOR INTERFACING AD7329 TO ADSP-21xx AD7329 TO ADSP-BF53x APPLICATIONS INFORMATION LAYOUT AND GROUNDING POWER SUPPLY CONFIGURATION OUTLINE DIMENSIONS ORDERING GUIDE