Datasheet AD7682, AD7689 (Analog Devices) - 4

FabricanteAnalog Devices
Descripción16-Bit, 8-Channel,250 kSPS PulSAR ADC
Páginas / Página35 / 4 — AD7682/AD7689. Data Sheet. SPECIFICATIONS. Table 2. Test Conditions/. …
RevisiónH
Formato / tamaño de archivoPDF / 754 Kb
Idioma del documentoInglés

AD7682/AD7689. Data Sheet. SPECIFICATIONS. Table 2. Test Conditions/. AD7689A. AD7682B/. AD7689B. Parameter. Comments. Min. Typ. Max. Unit

AD7682/AD7689 Data Sheet SPECIFICATIONS Table 2 Test Conditions/ AD7689A AD7682B/ AD7689B Parameter Comments Min Typ Max Unit

Línea de modelo para esta hoja de datos

Versión de texto del documento

link to page 5 link to page 5 link to page 5 link to page 5 link to page 5 link to page 5 link to page 5 link to page 5
AD7682/AD7689 Data Sheet SPECIFICATIONS
VDD = 2.3 V to 5.5 V, VIO = 1.8 V to VDD, VREF = VDD, all specifications TMIN to TMAX, unless otherwise noted.
Table 2. Test Conditions/ AD7689A AD7682B/ AD7689B Parameter Comments Min Typ Max Min Typ Max Unit
RESOLUTION 16 16 Bits ANALOG INPUT Voltage Range Unipolar mode 0 +VREF 0 +VREF V Bipolar mode −VREF/2 +VREF/2 −VREF/2 +VREF/2 Absolute Input Voltage Positive input, unipolar −0.1 VREF + 0.1 −0.1 VREF + 0.1 V and bipolar modes Negative or COM input, −0.1 +0.1 −0.1 +0.1 V unipolar mode Negative or COM input, VREF/2 − 0.1 VREF/2 VREF/2 + 0.1 VREF/2 − 0.1 VREF/2 VREF/2 + 0.1 V bipolar mode Analog Input CMRR fIN = 250 kHz 68 68 dB Leakage Current at 25°C Acquisition phase 1 1 nA Input Impedance1 THROUGHPUT Conversion Rate Full Bandwidth2 VDD = 4.5 V to 5.5 V 0 250 0 250 kSPS VDD = 2.3 V to 4.5 V 0 200 0 200 kSPS ¼ Bandwidth2 VDD = 4.5 V to 5.5 V 0 62.5 0 62.5 kSPS VDD = 2.3 V to 4.5 V 0 50 0 50 kSPS Transient Response Full-scale step, full 1.8 1.8 μs bandwidth Full-scale step, 14.5 14.5 μs ¼ bandwidth ACCURACY No Missing Codes 15 16 Bits Integral Linearity Error −4 +4 −1.5 ±0.4 +1.5 LSB3 Differential Linearity Error −1 ±0.25 +1.5 LSB Transition Noise REF = VDD = 5 V 0.6 0.5 LSB Gain Error4 −32 +32 −8 ±1 +8 LSB Gain Error Match ±2 −4 ±0.5 +4 LSB Gain Error Temperature ±1 ±1 ppm/°C Drift Offset Error4 VDD = 4.5 V to 5.5 V −32 +32 −8 ±1 +8 LSB VDD = 2.3 V to 4.5 V ±32 ±5 LSB Offset Error Match ±2 −4 ±0.5 +4 LSB Offset Error Temperature ±1 ±1 ppm/°C Drift Power Supply Sensitivity VDD = 5 V ± 5% ±1.5 ±1.5 LSB AC ACCURACY5 Dynamic Range 90.5 93.8 dB6 Signal-to-Noise LFCSP fIN = 20 kHz, VREF = 5 V 90 92.5 93.5 dB fIN = 20 kHz, VREF = 4.096 V, 89 91 92.3 dB internal REF fIN = 20 kHz, VREF = 2.5 V, 86 87.5 88.8 dB internal REF Rev. H | Page 4 of 35 Document Outline Features Applications Functional Block Diagram General Description Table of Contents Revision History Specifications Timing Specifications Absolute Maximum Ratings ESD Caution Pin Configurations and Function Descriptions Typical Performance Characteristics Terminology Theory of Operation Overview Converter Operation Transfer Functions Typical Connection Diagrams Unipolar or Bipolar Bipolar Single Supply Analog Inputs Input Structure Selectable Low-Pass Filter Input Configurations Sequencer Source Resistance Driver Amplifier Choice Voltage Reference Output/Input Internal Reference/Temperature Sensor External Reference and Internal Buffer External Reference Reference Decoupling Power Supply Supplying the ADC from the Reference Digital Interface Reading/Writing During Conversion, Fast Hosts Reading/Writing After Conversion, Any Speed Hosts Reading/Writing Spanning Conversion, Any Speed Host Configuration Register, CFG General Timing Without a Busy Indicator General Timing with a Busy Indicator Channel Sequencer Examples Read/Write Spanning Conversion Without a Busy Indicator Read/Write Spanning Conversion with a Busy Indicator Applications Information Layout Evaluating the AD7682/AD7689 Performance Outline Dimensions Ordering Guide