Datasheet LTC2471, LTC2473 (Analog Devices) - 4

FabricanteAnalog Devices
DescripciónSelectable 208sps/833sps, 16-Bit I2C ΔΣ ADCs with 10ppm/°C Max Precision Reference
Páginas / Página20 / 4 — i2c inpuTs anD ouTpuTs The. denotes the specifications which apply over …
Formato / tamaño de archivoPDF / 496 Kb
Idioma del documentoInglés

i2c inpuTs anD ouTpuTs The. denotes the specifications which apply over the full operating temperature

i2c inpuTs anD ouTpuTs The denotes the specifications which apply over the full operating temperature

Línea de modelo para esta hoja de datos

Versión de texto del documento

LTC2471/LTC2473
i2c inpuTs anD ouTpuTs The
l
denotes the specifications which apply over the full operating temperature range, otherwise specifications are at TA = 25°C. (Notes 2, 7) SYMBOL PARAMETER CONDITIONS MIN TYP MAX UNITS
VIH High Level Input Voltage l 0.7VCC V VIL Low Level Input Voltage l 0.3VCC V II Digital Input Current (Note 8) l –10 10 µA VHYS Hysteresis of Schmidt Trigger Inputs (Note 3) l 0.05VCC V VOL Low Level Output Voltage (SDA) I = 3mA l 0.4 V IIN Input Leakage 0.1VCC ≤ VIN ≤ 0.9VCC l 1 µA CI Capacitance for Each I/O Pin l 10 pF CB Capacitance Load for Each Bus Line l 400 pF VIH(A0) High Level Input Voltage for Address Pin l 0.95VCC V VIL(A0) Low Level Input Voltage for Address Pin l 0.05VCC V
i2c TiMing characTerisTics The
l
denotes the specifications which apply over the full operating temperature range, otherwise specifications are at TA = 25°C. (Notes 2, 7) SYMBOL PARAMETER CONDITIONS MIN TYP MAX UNITS
tCONV1 Conversion Time SPD = 0 l 4 4.8 ms tCONV2 Conversion Time SPD = 1 l 1 1.2 ms fSCL SCL Clock Frequency l 0 400 kHz tHD(SDA,STA) Hold Time (Repeated) START Condition l 0.6 µs tLOW LOW Period of the SCL Pin l 1.3 µs tHIGH HIGH Period of the SCL Pin l 0.6 µs tSU(STA) Set-Up Time for a Repeated START l 0.6 µs Condition tHD(DAT) Data Hold Time l 0 0.9 µs tSU(DAT) Data Set-Up Time l 100 ns tr Rise Time for SDA, SCL Signals (Note 6) l 20 + 0.1CB 300 ns tf Fall Time for SDA, SCL Signals (Note 6) l 20 + 0.1CB 300 ns tSU(STO) Set-Up Time for STOP Condition l 0.6 µs tBUF Bus Free Time Between a STOP and l 1.3 µs START Condition tOF Output Fall Time VIHMIN to VILMAX Bus Load CB = 10pF to 400pF (Note 6) l 20 + 0.1CB 250 ns tSP Input Spike Suppression l 50 ns
Note 1:
Stresses beyond those listed under Absolute Maximum Ratings
Note 4.
Integral nonlinearity is defined as the deviation of a code from a may cause permanent damage to the device. Exposure to any Absolute straight line passing through the actual endpoints of the transfer curve. Maximum Rating condition for extended periods may affect device
Note 5:
Input sampling current is the average input current drawn from reliability and lifetime. the input sampling network while the LTC2471/LTC2473 are converting.
Note 2.
All voltage values are with respect to GND. VCC = 2.7V to 5.5V
Note 6:
CB = capacitance of one bus line in pF. unless otherwise specified.
Note 7:
All values refer to VIH(MIN) and VIL(MAX) levels. VREFCM = VREF/2, FS = VREF, –VREF ≤ VIN ≤ VREF
Note 8:
A positive current is flowing into the DUT pin. V + – + – IN = VIN – VIN , VINCM = (VIN + VIN )/2. (LTC2473)
Note 9:
Voltage temperature coefficient is calculated by dividing the
Note 3.
Guaranteed by design, not subject to test. maximum change in output voltage by the specified temperature range. 24713fb 4 For more information www.linear.com/LTC2471 Document Outline Features Applications Description Typical Application Absolute Maximum Ratings Pin Configuration Order Information Electrical Characteristics Analog Inputs Power Requirements I2C Inputs and Outputs I2C Timing Characteristics Typical Performance Characteristics Pin Functions Block Diagram Applications Information Package Description Revision History Typical Application Related Parts