Datasheet LTC2299 (Analog Devices)
| Fabricante | Analog Devices |
| Descripción | Dual 14-Bit, 80Msps Low Power 3V ADC |
| Páginas / Página | 24 / 1 — FEATURES. DESCRIPTIO. Integrated Dual 14-Bit ADCs. Sample Rate: 80Msps. … |
| Formato / tamaño de archivo | PDF / 730 Kb |
| Idioma del documento | Inglés |
FEATURES. DESCRIPTIO. Integrated Dual 14-Bit ADCs. Sample Rate: 80Msps. Single 3V Supply (2.7V to 3.4V). Low Power: 444mW
Línea de modelo para esta hoja de datos
Versión de texto del documento
LTC2299 Dual 14-Bit, 80Msps Low Power 3V ADC
U FEATURES DESCRIPTIO
■
Integrated Dual 14-Bit ADCs
The LTC®2299 is a 14-bit 80Msps, low power dual 3V ■
Sample Rate: 80Msps
A/D converter designed for digitizing high frequency, wide ■
Single 3V Supply (2.7V to 3.4V)
dynamic range signals. The LTC2299 is perfect for ■
Low Power: 444mW
demanding imaging and communications applications ■
73dB SNR at 70MHz Input
with AC performance that includes 73dB SNR and 90dB ■
90dB SFDR at 70MHz Input
SFDR for signals well beyond the Nyquist frequency. ■ 110dB Channel Isolation at 100MHz DC specs include ±1.2LSB INL (typ), ±0.5LSB DNL (typ) ■ Multiplexed or Separate Data Bus and ±5LSB INL, ±1LSB DNL over temperature. The transi- ■ Flexible Input: 1VP-P to 2VP-P Range tion noise is a low 1.2LSB ■ 575MHz Full Power Bandwidth S/H RMS. ■ Clock Duty Cycle Stabilizer A single 3V supply allows low power operation. A separate ■ Shutdown and Nap Modes output supply allows the outputs to drive 0.5V to 3.6V ■ Pin Compatible Family logic. An optional multiplexer allows both channels to 105Msps: LTC2282 (12-Bit), LTC2284 (14-Bit) share a digital output bus. 80Msps: LTC2294 (12-Bit), LTC2299 (14-Bit) A single-ended CLK input controls converter operation. An 65Msps: LTC2293 (12-Bit), LTC2298 (14-Bit) optional clock duty cycle stabilizer allows high perfor- 40Msps: LTC2292 (12-Bit), LTC2297 (14-Bit) mance at full speed for a wide range of clock duty cycles. 25Msps: LTC2291 (12-Bit), LTC2296 (14-Bit) , LTC and LT are registered trademarks of Linear Technology Corporation. ■ 64-Pin (9mm × 9mm) QFN Package All other trademarks are the property of their respective owners.
U APPLICATIO S
■ Wireless and Wired Broadband Communication ■ Imaging Systems ■ Spectral Analysis ■ Portable Instrumentation
U TYPICAL APPLICATIO
+ OVDD
SNR vs Input Frequency,
14-BIT ANALOG INPUT PIPELINED D13A
–1dB, 2V Range
INPUT A S/H OUTPUT • ADC CORE • – DRIVERS • D0A 75 OGND 74 73 CLOCK/DUTY CYCLE 72 CLK A CONTROL 71 MUX 70 CLK B CLOCK/DUTY CYCLE CONTROL SNR (dBFS) 69 68 67 OVDD 66 D13B + OUTPUT • 14-BIT • • 65 ANALOG INPUT DRIVERS PIPELINED D0B 0 50 100 150 200 INPUT B S/H ADC CORE INPUT FREQUENCY (MHz) – OGND 2299 TA02 2299 TA01 2299fa 1
U FEATURES DESCRIPTIO
■
Integrated Dual 14-Bit ADCs
The LTC®2299 is a 14-bit 80Msps, low power dual 3V ■
Sample Rate: 80Msps
A/D converter designed for digitizing high frequency, wide ■
Single 3V Supply (2.7V to 3.4V)
dynamic range signals. The LTC2299 is perfect for ■
Low Power: 444mW
demanding imaging and communications applications ■
73dB SNR at 70MHz Input
with AC performance that includes 73dB SNR and 90dB ■
90dB SFDR at 70MHz Input
SFDR for signals well beyond the Nyquist frequency. ■ 110dB Channel Isolation at 100MHz DC specs include ±1.2LSB INL (typ), ±0.5LSB DNL (typ) ■ Multiplexed or Separate Data Bus and ±5LSB INL, ±1LSB DNL over temperature. The transi- ■ Flexible Input: 1VP-P to 2VP-P Range tion noise is a low 1.2LSB ■ 575MHz Full Power Bandwidth S/H RMS. ■ Clock Duty Cycle Stabilizer A single 3V supply allows low power operation. A separate ■ Shutdown and Nap Modes output supply allows the outputs to drive 0.5V to 3.6V ■ Pin Compatible Family logic. An optional multiplexer allows both channels to 105Msps: LTC2282 (12-Bit), LTC2284 (14-Bit) share a digital output bus. 80Msps: LTC2294 (12-Bit), LTC2299 (14-Bit) A single-ended CLK input controls converter operation. An 65Msps: LTC2293 (12-Bit), LTC2298 (14-Bit) optional clock duty cycle stabilizer allows high perfor- 40Msps: LTC2292 (12-Bit), LTC2297 (14-Bit) mance at full speed for a wide range of clock duty cycles. 25Msps: LTC2291 (12-Bit), LTC2296 (14-Bit) , LTC and LT are registered trademarks of Linear Technology Corporation. ■ 64-Pin (9mm × 9mm) QFN Package All other trademarks are the property of their respective owners.
U APPLICATIO S
■ Wireless and Wired Broadband Communication ■ Imaging Systems ■ Spectral Analysis ■ Portable Instrumentation
U TYPICAL APPLICATIO
+ OVDD
SNR vs Input Frequency,
14-BIT ANALOG INPUT PIPELINED D13A
–1dB, 2V Range
INPUT A S/H OUTPUT • ADC CORE • – DRIVERS • D0A 75 OGND 74 73 CLOCK/DUTY CYCLE 72 CLK A CONTROL 71 MUX 70 CLK B CLOCK/DUTY CYCLE CONTROL SNR (dBFS) 69 68 67 OVDD 66 D13B + OUTPUT • 14-BIT • • 65 ANALOG INPUT DRIVERS PIPELINED D0B 0 50 100 150 200 INPUT B S/H ADC CORE INPUT FREQUENCY (MHz) – OGND 2299 TA02 2299 TA01 2299fa 1