Datasheet LTC2241-12 (Analog Devices) - 6

FabricanteAnalog Devices
Descripción12-Bit, 210Msps ADC
Páginas / Página30 / 6 — elecTrical characTerisTics. Note 1:. Note 6:. Note 7:. Note 2:. Note 8:. …
Formato / tamaño de archivoPDF / 753 Kb
Idioma del documentoInglés

elecTrical characTerisTics. Note 1:. Note 6:. Note 7:. Note 2:. Note 8:. Note 9:. Note 3:. Note 10:. Note 4:. Note 11:. Note 12:. Note 5:

elecTrical characTerisTics Note 1: Note 6: Note 7: Note 2: Note 8: Note 9: Note 3: Note 10: Note 4: Note 11: Note 12: Note 5:

Línea de modelo para esta hoja de datos

Versión de texto del documento

LTC2241-12
elecTrical characTerisTics Note 1:
Stresses beyond those listed under Absolute Maximum Ratings
Note 6:
Offset error is the offset voltage measured from –0.5 LSB when may cause permanent damage to the device. Exposure to any Absolute the output code flickers between 0000 0000 0000 and 1111 1111 1111 in Maximum Rating condition for extended periods may affect device 2’s complement output mode. reliability and lifetime.
Note 7:
Guaranteed by design, not subject to test.
Note 2:
All voltage values are with respect to ground with GND and OGND
Note 8:
Recommended operating conditions. wired together (unless otherwise noted).
Note 9:
VDD = 2.5V, fSAMPLE = 210MHz, differential ENC+/ENC– = 2VP-P
Note 3:
When these pin voltages are taken below GND or above VDD, they sine wave, input range = 1VP-P with differential drive, output CLOAD = 5pF. will be clamped by internal diodes. This product can handle input currents
Note 10:
SNR minimum and typical values are for LVDS mode. Typical of greater than 100mA below GND or above VDD without latchup. values for CMOS mode are typically 0.3dB lower.
Note 4:
VDD = 2.5V, fSAMPLE = 210MHz, LVDS outputs, differential
Note 11:
SFDR minimum values are for LVDS mode. Typical values are for ENC+/ENC– = 2VP-P sine wave, input range = 2VP-P with differential both LVDS and CMOS modes. drive, unless otherwise noted.
Note 12:
SINAD minimum and typical values are for LVDS mode. Typical
Note 5:
Integral nonlinearity is defined as the deviation of a code from values for CMOS mode are typically 0.3dB lower. a “best straight line” fit to the transfer curve. The deviation is measured from the center of the quantization band.
Typical perForMance characTerisTics (TA = 25°C unless otherwise noted, Note 4) 8192 Point FFT, fIN = 5MHz, Integral Nonlinearity Differential Nonlinearity –1dB, 2V Range, LVDS Mode
1.0 1.0 0 0.8 0.8 –10 0.6 0.6 –20 0.4 0.4 –30 –40 0.2 0.2 –50 0 0 –60 INL (LSB) –0.2 DNL (LSB) –0.2 AMPLITUDE (dB) –70 –0.4 –0.4 –80 –0.6 –0.6 –90 –0.8 –0.8 –100 –1.0 –1.0 –110 0 1024 2048 3072 4096 0 1024 2048 3072 4096 0 20 40 60 80 100 OUTPUT CODE OUTPUT CODE FREQUENCY (MHz) 224112 G01 224112 G02 224112 G03 224112fc 6 Document Outline Features Applications Description Typical Application Absolute Maximum Ratings Pin Configuration Order Information Converter Characteristics Analog Input Dynamic Accuracy Internal Reference Characteristics Digital Inputs and Digital Outputs Power Requirements Timing Characteristics Electrical Characteristics Typical Performance Characteristics Pin Functions Functional Block Diagram Timing Diagrams Applications Information Package Description Revision History Related Parts