Datasheet LTC2158-12 (Analog Devices) - 4
| Fabricante | Analog Devices |
| Descripción | Dual 12-Bit 310Msps ADC |
| Páginas / Página | 28 / 4 — INTERNAL. REFERENCE CHARACTERISTICS The. denotes the specifications which … |
| Formato / tamaño de archivo | PDF / 1.5 Mb |
| Idioma del documento | Inglés |
INTERNAL. REFERENCE CHARACTERISTICS The. denotes the specifications which apply over the
Línea de modelo para esta hoja de datos
Versión de texto del documento
LTC2158-12
INTERNAL REFERENCE CHARACTERISTICS The
l
denotes the specifications which apply over the full operating temperature range, otherwise specifications are at TA = 25°C. (Note 5) PARAMETER CONDITIONS MIN TYP MAX UNITS
VCM Output Voltage IOUT = 0 0.435 • 0.435 • 0.435 • V VDD – 18mV VDD VDD + 18mV VCM Output Temperature Drift ±37 ppm/°C VCM Output Resistance –1mA < IOUT < 1mA 4 Ω VREF Output Voltage IOUT = 0 1.225 1.250 1.275 V VREF Output Temperature Drift ±30 ppm/°C VREF Output Resistance –400µA < IOUT < 1mA 7 Ω VREF Line Regulation 1.71V < VDD < 1.89V 0.6 mV/V
POWER REQUIREMENTS The
l
denotes the specifications which apply over the full operating temperature range, otherwise specifications are at TA = 25°C. (Note 5) SYMBOL PARAMETER CONDITIONS MIN TYP MAX UNITS
VDD Analog Supply Voltage (Note 9) l 1.74 1.8 1.9 V OVDD Output Supply Voltage (Note 9) l 1.74 1.8 1.9 V IVDD Analog Supply Current l 340 370 mA IOVDD Digital Supply Current 1.75mA LVDS Mode l 42 50 mA 3.5mA LVDS Mode l 70 81 mA PDISS Power Dissipation 1.75mA LVDS Mode l 688 756 mW 3.5mA LVDS Mode l 738 812 mW PSLEEP Sleep Mode Power Clock Disabled <5 mW Clocked at fS(MAX) <5 mW PNAP Nap Mode Power Clocked at fS(MAX) 190 mW
DIGITAL INPUTS AND OUTPUTS The
l
denotes the specifications which apply over the full operating temperature range, otherwise specifications are at TA = 25°C. (Note 5) SYMBOL PARAMETER CONDITIONS MIN TYP MAX UNITS ENCODE INPUTS (ENC+, ENC– )
VID Differential Input Voltage (Note 8) l 0.2 V VICM Common Mode Input Voltage Internally Set 1.2 V Externally Set (Note 8) l 1.1 1.5 V RIN Input Resistance (See Figure 2) 10 kΩ CIN Input Capacitance (Note 8) 2 pF
DIGITAL INPUTS (CS, SDI, SCK)
VIH High Level Input Voltage VDD = 1.8V l 1.3 V VIL Low Level Input Voltage VDD = 1.8V l 0.6 V IIN Input Current VIN = 0V to 3.6V l –10 10 µA CIN Input Capacitance (Note 8) 3 pF
SDO OUTPUT (Open-Drain Output. Requires 2k Pull-Up Resistor if SDO Is Used)
ROL Logic Low Output Resistance to GND VDD = 1.8V, SDO = 0V 200 Ω IOH Logic High Output Leakage Current SDO = 0V to 3.6V l –10 10 µA COUT Output Capacitance (Note 8) 4 pF 215812fa 4 For more information www.linear.com/LTC2158-12 Document Outline Features Description Applications Typical Application Absolute Maximum Ratings Pin Configuration Order Information Converter Characteristics Analog Input Dynamic Accuracy Internal Reference Characteristics Power Requirements Digital Inputs And Outputs Timing Characteristics Typical Performance Characteristics Pin Functions Functional Block Diagram Timing Diagrams Applications Information Typical Applications Package Description Related Parts
INTERNAL REFERENCE CHARACTERISTICS The
l
denotes the specifications which apply over the full operating temperature range, otherwise specifications are at TA = 25°C. (Note 5) PARAMETER CONDITIONS MIN TYP MAX UNITS
VCM Output Voltage IOUT = 0 0.435 • 0.435 • 0.435 • V VDD – 18mV VDD VDD + 18mV VCM Output Temperature Drift ±37 ppm/°C VCM Output Resistance –1mA < IOUT < 1mA 4 Ω VREF Output Voltage IOUT = 0 1.225 1.250 1.275 V VREF Output Temperature Drift ±30 ppm/°C VREF Output Resistance –400µA < IOUT < 1mA 7 Ω VREF Line Regulation 1.71V < VDD < 1.89V 0.6 mV/V
POWER REQUIREMENTS The
l
denotes the specifications which apply over the full operating temperature range, otherwise specifications are at TA = 25°C. (Note 5) SYMBOL PARAMETER CONDITIONS MIN TYP MAX UNITS
VDD Analog Supply Voltage (Note 9) l 1.74 1.8 1.9 V OVDD Output Supply Voltage (Note 9) l 1.74 1.8 1.9 V IVDD Analog Supply Current l 340 370 mA IOVDD Digital Supply Current 1.75mA LVDS Mode l 42 50 mA 3.5mA LVDS Mode l 70 81 mA PDISS Power Dissipation 1.75mA LVDS Mode l 688 756 mW 3.5mA LVDS Mode l 738 812 mW PSLEEP Sleep Mode Power Clock Disabled <5 mW Clocked at fS(MAX) <5 mW PNAP Nap Mode Power Clocked at fS(MAX) 190 mW
DIGITAL INPUTS AND OUTPUTS The
l
denotes the specifications which apply over the full operating temperature range, otherwise specifications are at TA = 25°C. (Note 5) SYMBOL PARAMETER CONDITIONS MIN TYP MAX UNITS ENCODE INPUTS (ENC+, ENC– )
VID Differential Input Voltage (Note 8) l 0.2 V VICM Common Mode Input Voltage Internally Set 1.2 V Externally Set (Note 8) l 1.1 1.5 V RIN Input Resistance (See Figure 2) 10 kΩ CIN Input Capacitance (Note 8) 2 pF
DIGITAL INPUTS (CS, SDI, SCK)
VIH High Level Input Voltage VDD = 1.8V l 1.3 V VIL Low Level Input Voltage VDD = 1.8V l 0.6 V IIN Input Current VIN = 0V to 3.6V l –10 10 µA CIN Input Capacitance (Note 8) 3 pF
SDO OUTPUT (Open-Drain Output. Requires 2k Pull-Up Resistor if SDO Is Used)
ROL Logic Low Output Resistance to GND VDD = 1.8V, SDO = 0V 200 Ω IOH Logic High Output Leakage Current SDO = 0V to 3.6V l –10 10 µA COUT Output Capacitance (Note 8) 4 pF 215812fa 4 For more information www.linear.com/LTC2158-12 Document Outline Features Description Applications Typical Application Absolute Maximum Ratings Pin Configuration Order Information Converter Characteristics Analog Input Dynamic Accuracy Internal Reference Characteristics Power Requirements Digital Inputs And Outputs Timing Characteristics Typical Performance Characteristics Pin Functions Functional Block Diagram Timing Diagrams Applications Information Typical Applications Package Description Related Parts